Monday, 2023-10-02

*** tpb <[email protected]> has joined #yosys00:00
*** chaoticryptidz <chaoticryptidz!~quassel@static.62.145.21.65.clients.your-server.de> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)00:11
*** chaoticryptidz <chaoticryptidz!~quassel@static.62.145.21.65.clients.your-server.de> has joined #yosys01:28
*** chaoticryptidz <chaoticryptidz!~quassel@static.62.145.21.65.clients.your-server.de> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)01:48
*** chaoticryptidz <chaoticryptidz!~quassel@static.62.145.21.65.clients.your-server.de> has joined #yosys01:50
Myrl-sakiWhy does yosys create this to scatter the bits for an enable pin? https://i.imgur.com/PzJgMMM.png02:01
loftyMyrl-saki: opt_clean -purge and try again :p02:04
Myrl-sakiThanks. :) That seems to work for most.02:05
Myrl-sakiThough, that doesn't seem to be what I needed to fix.02:05
Myrl-sakiI am getting this diagnostic: `$flatten\furv.$7$memwr$\r$furv.v:126$107_EN[31:0]$365`02:05
Myrl-sakiEr, sorry.02:06
Myrl-saki`Module `top' contains feedback arcs through wires:`02:06
Myrl-sakiAnd that's one example of it.02:06
loftyI would need more context than that then02:07
Myrl-sakiSure thing. I'll push my code.02:08
loftyI can't promise I'll take a look at it, given the time02:08
Myrl-sakihttps://github.com/adrianparvino/furv/blob/main/furv.v#L111-L13502:10
Myrl-sakiThis one has a smaller diagnostic $flatten\furv.$0$memwr$\r$furv.v:125$106_EN[31:0]$13502:10
Myrl-sakiI'm not so sure what a "feedback arc" means.02:10
Myrl-sakiFWIW, doing splitnets fixes this.02:11
Myrl-sakiAh, I can just splitnets on the modules that have this problem, and thne flatten.02:11
Myrl-sakiAh, seems like `share -force` gets it.02:22
*** srk <srk!~sorki@user/srk> has quit IRC (Remote host closed the connection)03:23
*** srk <srk!~sorki@user/srk> has joined #yosys03:24
Myrl-sakiWell, turns out it disappears because it removes the store lol04:35
*** citypw <citypw!~citypw@gateway/tor-sasl/citypw> has joined #yosys05:03
*** FabM <FabM!~FabM@2a03:d604:103:600:2e60:8c7c:e8fb:7990> has joined #yosys06:35
*** GenTooMan <GenTooMan!~cyberman@2601:547:437f:e5c6:21f:5bff:fefe:a883> has quit IRC (Ping timeout: 260 seconds)06:57
*** notgull <notgull!~notgull@2600:1f14:8f4:3100:e2a2:c920:847d:d23> has quit IRC (Ping timeout: 255 seconds)06:59
*** notgull <notgull!~notgull@2600:1f14:8f4:3100:e2a2:c920:847d:d23> has joined #yosys07:02
*** GenTooMan <GenTooMan!~cyberman@2601:547:437f:e5c6:21f:5bff:fefe:a883> has joined #yosys07:30
*** schaeg <schaeg!~anabrid@2a02:3036:26b:e07a:53b0:3665:eeb3:5b0> has joined #yosys08:17
*** schaeg <schaeg!~anabrid@2a02:3036:26b:e07a:53b0:3665:eeb3:5b0> has quit IRC (Ping timeout: 264 seconds)08:34
*** sauce <[email protected]> has joined #yosys08:36
*** arogora <[email protected]> has joined #yosys09:03
*** killjoy <killjoy!~nameless@user/killjoy> has quit IRC (Ping timeout: 255 seconds)09:04
*** arogora is now known as killjoy09:04
*** bjorkintosh <bjorkintosh!~bjork@user/bjorkintosh> has quit IRC (Quit: Leaving)12:20
*** bjorkintosh <bjorkintosh!~bjork@2600:1700:5400:c80:86ed:6c66:6a12:a67f> has joined #yosys12:33
*** gordonDrogon <[email protected]> has quit IRC (Ping timeout: 248 seconds)14:13
*** gordonDrogon <[email protected]> has joined #yosys14:26
*** GenTooMan <GenTooMan!~cyberman@2601:547:437f:e5c6:21f:5bff:fefe:a883> has quit IRC (Ping timeout: 272 seconds)14:30
*** gordonDrogon <[email protected]> has quit IRC (Ping timeout: 255 seconds)14:47
*** gordonDrogon <[email protected]> has joined #yosys14:59
*** GenTooMan <[email protected]> has joined #yosys15:08
*** GenTooMan <[email protected]> has quit IRC (Ping timeout: 260 seconds)15:16
*** citypw <citypw!~citypw@gateway/tor-sasl/citypw> has quit IRC (Ping timeout: 252 seconds)15:18
Myrl-sakijix: Hi, sorry. How exactly do I load the module afetr blackboxing it?15:27
Myrl-sakiIs this on nextpnr or on yosys?15:27
Myrl-sakiERROR: Unable to place cell 'rom', no BELs remaining to implement cell type 'rom'15:27
jixMyrl-saki: you load the module into a separate design (see `help design`) and then run techmap with that design as cell library (`help techmap`)15:28
Myrl-sakiThanks. :)15:29
jixI can elaborate later, but I'm about to leave15:29
Myrl-sakiGood enough for me. ^^ I just needed a hint.15:29
jixMight also be able to just read_verilog the rom.v after synth but I haven't tried that and that gives you less control over what passes to run on that module independent from the rest of the design15:32
Myrl-sakiAh! I found a 15:32
Myrl-sakiYes!15:32
Myrl-sakiThat's exactly what I did. :D15:32
Myrl-sakiWell kind of. I did it directly before synth, but after all my optimization passes.15:33
Myrl-sakiThanks, seems like I got it.15:41
Myrl-sakiWild, removing the ROM makes yosys infer block RAM (it says SPX9?). Computers never cease to amaze me. That aside, I think I got it working! :)15:47
Myrl-sakiTesting in a bit.15:47
Myrl-sakiYes!15:47
Myrl-sakiThis is my .ys file. https://gist.github.com/adrianparvino/940e122141f7c8b07197bb0778dfe31f15:48
*** GenTooMan <GenTooMan!~cyberman@2601:547:437f:e5c6:21f:5bff:fefe:a883> has joined #yosys16:30
*** hrberg <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)17:45
*** hrberg <[email protected]> has joined #yosys17:45
loftyMyrl-saki: that's a rather peculiar synthesis script17:57
Myrl-sakiI decided to just flatten and opt, and that produces way smaller than whatever I wrote. : X18:19
Myrl-saki3700 vs 430018:19
Myrl-sakiThough, 4300 vs 4700 if I opt without flatten.18:19
Myrl-sakiWith that said, there's probably :tm: bugs in my code, because my core is not responding to UART lol18:20
Myrl-sakiSo that could account for the missing LUTs.18:21
Myrl-sakiBut yeah, so I had an idea of how I wanted the compilation to look in mind, that's why I am compiling each module with their own specific settings.18:21
Myrl-saki92405:  Optimizing lut uart.rx_ack_MUX2_LUT5_S0_1_I0_LUT1_F (1 -> 0)18:28
Myrl-sakiDoes this mean it got replaced by a constant?18:28
Myrl-saki    log("  Optimizing lut %s (%d -> %d)\n", log_id(cell), GetSize(inputs), GetSize(new_inputs));18:29
Myrl-sakiSeems so :x18:30
Myrl-sakiHmm18:30
Myrl-sakiCan things break from `share`?18:31
jixMyrl-saki: Without `-force` it shouldn't break things.19:14
Myrl-sakiHow about -aggressive?19:15
jixMyrl-saki: If it does what it says in the help message that shouldn't be able to break things, but it's been a while since I looked at share's source code and I haven't done much with it19:17
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Ping timeout: 264 seconds)19:39
*** nonchip <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)22:18
*** nonchip <[email protected]> has joined #yosys22:18
*** lumo_e <[email protected]> has joined #yosys22:26
*** chaoticryptidz <chaoticryptidz!~quassel@static.62.145.21.65.clients.your-server.de> has quit IRC (Read error: Connection reset by peer)23:09
*** chaoticryptidz <chaoticryptidz!~quassel@static.62.145.21.65.clients.your-server.de> has joined #yosys23:11

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!