Tuesday, 2021-01-05

*** tpb has joined #yosys00:00
*** Jay_jayjay has joined #yosys00:00
*** lf has quit IRC00:18
*** lf has joined #yosys00:18
*** freemint has joined #yosys01:15
*** Jay_jayjay has quit IRC02:00
*** probablymoony is now known as moony02:18
*** aquijoule_ has joined #yosys02:47
*** richbridger has quit IRC02:49
*** _whitelogger has joined #yosys04:17
*** jfcaron has quit IRC04:25
*** freemint has quit IRC04:29
*** Degi_ has joined #yosys04:30
*** Degi has quit IRC04:31
*** Degi_ is now known as Degi04:31
*** _whitelogger has quit IRC05:24
*** _whitelogger has joined #yosys05:26
*** hansfbaier has joined #yosys05:32
*** hansfbaier has quit IRC05:33
*** hansfbaier has joined #yosys05:33
*** hansfbaier has quit IRC05:35
*** vidbina_ has joined #yosys06:14
*** emeb_mac has quit IRC07:02
*** jakobwenzel has joined #yosys07:28
*** jakobwenzel has quit IRC08:09
*** cr1901_modern has quit IRC08:59
*** cr1901_modern has joined #yosys08:59
*** jakobwenzel has joined #yosys09:20
*** vidbina_ has quit IRC09:34
*** poztit has joined #yosys10:40
poztitHi, is Yosys can format Verilog code ? I search the Yosys manual but found nothing revelant10:55
poztitlike clang-format for example10:56
Loftypoztit: no, Yosys cannot format Verilog code11:41
poztitLofty: ok, thank you for removing the doubt11:55
Sarayanpoztit: I think slang can12:14
Sarayaniirc12:14
Sarayanhttps://github.com/MikePopoloski/slang12:14
poztitYes but it's the big gun to achieve just formating ^^12:21
SarayanI don't see in which way yosys is a smaller gun :-)12:34
poztitYeh true, in fact I use apio to develop on a TinyFPGA and it use Yosys to do the synthesis, so I would like to do the much I can with the tool already install12:39
poztitSarayan: Do you use a formater for your projects ?12:46
SarayanI avoid verilog :-)12:47
SarayanI'm a nmigen fan12:47
Sarayanwhich has python formatting12:47
poztitOh interesting !12:48
*** Jay_jayjay has joined #yosys13:04
*** vidbina_ has joined #yosys13:13
*** poztit has quit IRC13:18
*** mbock has joined #yosys14:05
*** vidbina_ has quit IRC14:45
*** modwizcode has joined #yosys14:50
*** cr1901_modern has quit IRC14:55
*** cr1901_modern has joined #yosys14:56
*** emeb has joined #yosys15:03
Sarayanmake install doesn't install the cxxrtl headers?  (or any header for the matter)15:39
Sarayanah it does, how did the compiler miss them?15:41
Sarayanwhitequark you are insane15:53
Sarayanclang++ -c -g -Wall -std=c++17 -O3  -I/people/galibert/share/yosys/include m68k.cc15:53
Sarayanm68k.cc:3191:264192: fatal error: bracket nesting level exceeded maximum of 25615:53
Sarayanm68k.cc:3191:264192: note: use -fbracket-depth=N to increase maximum nesting level15:53
Sarayanwow, the line is >265K chars long15:55
cr1901_modernSarayan: I pinged wq, since she's not in this room rn lol15:56
*** somlo has quit IRC16:04
*** somlo has joined #yosys16:04
*** jakobwenzel has quit IRC16:25
*** mbock has quit IRC16:34
modwizcodeSarayan: How are you generating the cxxrtl source for that module17:08
*** mbock has joined #yosys17:48
*** Jay_jayjay has quit IRC18:21
*** futarisIRCcloud has quit IRC18:22
*** craigo has joined #yosys18:26
*** mbock has quit IRC18:31
*** kraiskil has joined #yosys18:39
*** kraiskil has quit IRC19:04
*** Jay_jayjay has joined #yosys19:12
*** craigo has quit IRC19:13
*** kraiskil has joined #yosys19:21
*** vidbina_ has joined #yosys19:38
*** Jay_jayjay has quit IRC19:57
*** Jay_jayjay has joined #yosys20:08
*** emeb_mac has joined #yosys20:57
*** Jay_jayjay has quit IRC21:16
*** kraiskil has quit IRC21:54
*** Jay_jayjay has joined #yosys22:01
*** maartenBE has quit IRC22:16
*** maartenBE has joined #yosys22:17
*** vidbina_ has quit IRC22:28
*** jfcaron_ has joined #yosys23:23
*** jfcaron_ is now known as jfcaron23:27
*** emeb has quit IRC23:47
*** Jay_jayjay has quit IRC23:48
*** peepsalot has quit IRC23:51
*** peepsalot has joined #yosys23:54

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!