*** tpb has joined #yosys | 00:00 | |
*** kristianpaul has quit IRC | 00:01 | |
*** kristianpaul has joined #yosys | 00:02 | |
*** emeb_mac has quit IRC | 00:13 | |
*** emeb_mac has joined #yosys | 00:15 | |
*** craigo has quit IRC | 00:24 | |
*** Degi has quit IRC | 00:46 | |
*** Degi has joined #yosys | 00:48 | |
*** emeb_mac has quit IRC | 01:27 | |
*** emeb_mac has joined #yosys | 01:29 | |
*** _whitelogger has quit IRC | 01:48 | |
*** _whitelogger has joined #yosys | 01:50 | |
*** citypw has joined #yosys | 02:53 | |
*** benreynwar has quit IRC | 02:57 | |
*** benreynwar has joined #yosys | 02:59 | |
*** craigo has joined #yosys | 03:30 | |
*** craigo has quit IRC | 03:38 | |
*** craigo has joined #yosys | 03:38 | |
*** emeb_mac has quit IRC | 06:57 | |
*** craigo has quit IRC | 07:03 | |
*** citypw has quit IRC | 07:27 | |
*** Asu has joined #yosys | 08:53 | |
*** az0re has joined #yosys | 09:13 | |
*** az0re has quit IRC | 09:43 | |
*** lutsabound has joined #yosys | 12:30 | |
*** emeb has joined #yosys | 12:41 | |
*** craigo has joined #yosys | 13:06 | |
*** citypw has joined #yosys | 16:40 | |
*** citypw has quit IRC | 17:16 | |
*** klotz has joined #yosys | 17:34 | |
*** cr1901_modern has quit IRC | 17:34 | |
*** cr1901_modern has joined #yosys | 17:35 | |
*** az0re has joined #yosys | 17:38 | |
*** emeb_mac has joined #yosys | 17:43 | |
*** lutsabound has quit IRC | 17:59 | |
*** Nazara has quit IRC | 18:00 | |
*** Nazara has joined #yosys | 18:01 | |
*** cr1901_modern has quit IRC | 18:25 | |
*** cr1901_modern has joined #yosys | 18:27 | |
*** klotz has quit IRC | 18:35 | |
*** klotz has joined #yosys | 19:11 | |
*** rlee287 has joined #yosys | 19:41 | |
*** klotz has quit IRC | 20:40 | |
*** klotz has joined #yosys | 20:41 | |
*** lutsabound has joined #yosys | 21:24 | |
*** freemint has joined #yosys | 21:58 | |
*** Asu has quit IRC | 22:23 | |
*** klotz has quit IRC | 23:18 | |
*** lf has quit IRC | 23:24 | |
*** lf has joined #yosys | 23:25 | |
*** _whitelogger has quit IRC | 23:30 | |
*** _whitelogger has joined #yosys | 23:32 | |
*** nmz787 has joined #yosys | 23:38 | |
nmz787 | can I include/import/inherit a PCF in my PCF | 23:38 |
---|---|---|
nmz787 | like, I have the icebreaker.pcf... but some random VGA test design uses other names for it's TOP module inputs/outputs | 23:39 |
nmz787 | I'd rather not have to duplicate+modify icebreaker.pcf for each design I play with | 23:39 |
whitequark | you can wrap the verilog for that vga test design | 23:39 |
whitequark | but in general you should probably duplicate the pcf | 23:40 |
nmz787 | wrap the verilog meaning.... explicitly create a top module and instantiate the previously implicit top? | 23:40 |
whitequark | yeah | 23:41 |
nmz787 | hrmm | 23:46 |
nmz787 | so multiple pins are combined into a bus in the PCF | 23:46 |
nmz787 | I'm not sure how to emulate that when instantiating the module, but not having a bus | 23:46 |
nmz787 | i.e. set_io RED[1] P1A2; set_io RED[0] P1A1 | 23:48 |
nmz787 | I guess I might be able to use an array of wires? | 23:50 |
nmz787 | it doesn't seem to like this wire RED[3:0] = {P1A4, P1A3, P1A2, P1A1}; | 23:55 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!