Sunday, 2020-08-02

*** tpb has joined #yosys00:00
*** kristianpaul has quit IRC00:01
*** kristianpaul has joined #yosys00:02
*** emeb_mac has quit IRC00:13
*** emeb_mac has joined #yosys00:15
*** craigo has quit IRC00:24
*** Degi has quit IRC00:46
*** Degi has joined #yosys00:48
*** emeb_mac has quit IRC01:27
*** emeb_mac has joined #yosys01:29
*** _whitelogger has quit IRC01:48
*** _whitelogger has joined #yosys01:50
*** citypw has joined #yosys02:53
*** benreynwar has quit IRC02:57
*** benreynwar has joined #yosys02:59
*** craigo has joined #yosys03:30
*** craigo has quit IRC03:38
*** craigo has joined #yosys03:38
*** emeb_mac has quit IRC06:57
*** craigo has quit IRC07:03
*** citypw has quit IRC07:27
*** Asu has joined #yosys08:53
*** az0re has joined #yosys09:13
*** az0re has quit IRC09:43
*** lutsabound has joined #yosys12:30
*** emeb has joined #yosys12:41
*** craigo has joined #yosys13:06
*** citypw has joined #yosys16:40
*** citypw has quit IRC17:16
*** klotz has joined #yosys17:34
*** cr1901_modern has quit IRC17:34
*** cr1901_modern has joined #yosys17:35
*** az0re has joined #yosys17:38
*** emeb_mac has joined #yosys17:43
*** lutsabound has quit IRC17:59
*** Nazara has quit IRC18:00
*** Nazara has joined #yosys18:01
*** cr1901_modern has quit IRC18:25
*** cr1901_modern has joined #yosys18:27
*** klotz has quit IRC18:35
*** klotz has joined #yosys19:11
*** rlee287 has joined #yosys19:41
*** klotz has quit IRC20:40
*** klotz has joined #yosys20:41
*** lutsabound has joined #yosys21:24
*** freemint has joined #yosys21:58
*** Asu has quit IRC22:23
*** klotz has quit IRC23:18
*** lf has quit IRC23:24
*** lf has joined #yosys23:25
*** _whitelogger has quit IRC23:30
*** _whitelogger has joined #yosys23:32
*** nmz787 has joined #yosys23:38
nmz787can I include/import/inherit a PCF in my PCF23:38
nmz787like, I have the icebreaker.pcf... but some random VGA test design uses other names for it's TOP module inputs/outputs23:39
nmz787I'd rather not have to duplicate+modify icebreaker.pcf for each design I play with23:39
whitequarkyou can wrap the verilog for that vga test design23:39
whitequarkbut in general you should probably duplicate the pcf23:40
nmz787wrap the verilog meaning.... explicitly create a top module and instantiate the previously implicit top?23:40
whitequarkyeah23:41
nmz787hrmm23:46
nmz787so multiple pins are combined into a bus in the PCF23:46
nmz787I'm not sure how to emulate that when instantiating the module, but not having a bus23:46
nmz787i.e.       set_io RED[1]     P1A2; set_io RED[0]     P1A123:48
nmz787I guess I might be able to use an array of wires?23:50
nmz787it doesn't seem to like this wire RED[3:0] = {P1A4, P1A3, P1A2, P1A1};23:55

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!