Tuesday, 2020-02-11

*** tpb has joined #yosys00:00
*** rohitksingh has joined #yosys00:43
*** adjtm_ has quit IRC01:21
*** adjtm has joined #yosys01:30
*** citypw has joined #yosys02:14
*** rohitksingh has quit IRC02:15
*** markus-k has quit IRC03:12
*** markus-k has joined #yosys03:14
*** az0re has quit IRC03:17
*** parport0 has quit IRC03:18
*** parport0 has joined #yosys03:20
*** rohitksingh has joined #yosys03:28
*** rohitksingh has quit IRC04:52
*** rohitksingh has joined #yosys04:53
*** az0re has joined #yosys05:27
*** az0re has quit IRC06:35
*** rohitksingh has quit IRC07:46
*** m4ssi has joined #yosys07:55
*** fsasm has joined #yosys08:10
*** dys has joined #yosys08:38
*** kraiskil has joined #yosys08:45
*** strongsaxophone has joined #yosys10:40
*** kraiskil has quit IRC10:47
*** kraiskil has joined #yosys11:00
*** dys has quit IRC12:02
strongsaxophoneis there any control option to force yosys accept a file without error ( syntax error, unexpected TOK_ID)12:30
strongsaxophonethis error happend because of this part of code :12:31
strongsaxophone>------->-------for (int i = 0; i <= 3; i++) begin12:31
strongsaxophone>------->------->-------$display("register_file: register[%2d]: %2d",~12:31
strongsaxophone>------->------->------->-------i, register[i]);12:31
strongsaxophone>------->-------end12:31
daveshahYou could put the non synthesisable stuff in `ifndef SYNTHESIS12:39
*** kraiskil has quit IRC12:45
*** fsasm has quit IRC12:54
strongsaxophoneit worked, thank you.12:57
*** likewise has joined #yosys13:28
*** fsasm has joined #yosys13:42
*** strongsaxophone has quit IRC13:59
*** strongsaxophone has joined #yosys13:59
*** Thorn has quit IRC14:01
*** m4ssi has quit IRC14:15
*** m4ssi has joined #yosys14:15
*** Thorn has joined #yosys14:42
*** dys has joined #yosys15:03
*** develonepi3 has joined #yosys15:29
*** stzsch has quit IRC15:30
*** stzsch has joined #yosys15:50
*** develonepi3 has quit IRC16:13
*** develonepi3 has joined #yosys16:15
*** kraiskil has joined #yosys16:17
*** fsasm has quit IRC16:28
*** fsasm has joined #yosys16:29
*** citypw has quit IRC16:32
*** vidbina has joined #yosys16:40
*** kraiskil has quit IRC16:56
*** emeb has joined #yosys17:03
*** vidbina has quit IRC17:09
*** m4ssi has quit IRC17:10
*** dys has quit IRC17:27
*** X-Scale` has joined #yosys17:41
*** X-Scale has quit IRC17:42
*** X-Scale` is now known as X-Scale17:42
*** X-Scale` has joined #yosys17:55
*** X-Scale has quit IRC17:55
*** X-Scale` is now known as X-Scale17:56
*** gromero has joined #yosys18:13
*** rohitksingh has joined #yosys18:25
*** emilazy is now known as emily18:27
*** emily is now known as emilazy18:27
*** strongsaxophone has quit IRC18:33
*** rohitksingh has quit IRC19:04
*** GenTooMan has quit IRC19:28
*** GenTooMan has joined #yosys19:29
*** rohitksingh has joined #yosys19:33
*** strongsaxophone has joined #yosys19:46
*** strongsaxophone has quit IRC19:54
*** rohitksingh has quit IRC20:03
*** _whitelogger has quit IRC20:37
*** rohitksingh has joined #yosys20:37
*** _whitelogger has joined #yosys20:39
*** fsasm has quit IRC20:39
*** develonepi3 has quit IRC21:03
*** develonepi3 has joined #yosys21:10
*** kuldeep has joined #yosys22:12
peepsalotZirconiumX: a quick search for yosys+Quartus brings me to the vloghammer page, which has a bunch of stuff logged against quartus 17.0.  are these part of what's blocking de10-nano progress?22:37
peepsalotis there any reason not to test later version such as Quartus 19.1?  or its just not been tried yet for time reasons22:37
ZirconiumXpeepsalot: vloghammer is a separate thing entirely22:38
peepsaloti tried to install various older versions but the installer is bugged in mint/ubuntu and couldn't even get them to work properly22:38
ZirconiumXpeepsalot: so, Quartus has two kinds of file input types that we can produce22:39
ZirconiumXA "Verilog Quartus Mapping" which is fairly strict subset of Verilog22:40
ZirconiumXWith terrible error messages because you're not supposed to get it wrong22:40
peepsalotmapping full verilog to this subset of verilog?  kinda transpiling?22:42
ZirconiumXWell, the output is a netlist of Quartus cells22:43
ZirconiumXIt's like Verilog but if everything is a module22:43
peepsalotah ok22:44
peepsalotand the second type?22:47
ZirconiumXEDIF, which looks a lot like Lisp. Except it was very poorly specified and so compilers generally don't agree on what EDIF actually is22:47
ZirconiumXThe current Yosys write_edif is targeted for Vivado22:48
peepsalotso you mentioned before that the netlist produced isn't compatible with Quartus for some reasons?22:51
peepsalotdoes quartus netlist format need to be RE'd or something?22:52
ZirconiumXpeepsalot: It's very poorly documented, shall we say22:58
ZirconiumXpeepsalot: https://github.com/YosysHQ/yosys/pull/1554#issuecomment-57062337122:59
tpbTitle: synth_intel_alm: replacement flow for ALM-based Intel FPGAs. by ZirconiumX · Pull Request #1554 · YosysHQ/yosys · GitHub (at github.com)22:59
peepsalotZirconiumX: what is this "VQM Extractor and Language Functional Description, Version 2.0" mentioned in the comment?  i couldn't find such a document23:37
ZirconiumX"This excerpt from that document found in the QUIP latest release"23:38
ZirconiumXHere probably referring to the Quartus University Interface Program23:39
ZirconiumXhttps://www.intel.com/content/www/us/en/programmable/support/support-resources/software/download/altera_design/quip.html maybe?23:40
tpbTitle: Download the QUIP ToolkitDownload the QUIP Toolkit (at www.intel.com)23:40
*** emeb has quit IRC23:41
peepsalotyeah, i found the file in there, 15 yr old document is the latest?!23:50
* GenTooMan just grins.23:51
*** likewise has quit IRC23:53

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!