*** tpb has joined #yosys | 00:00 | |
ZirconiumX | peepsalot: Welcome to FPGAs | 00:15 |
---|---|---|
peepsalot | well, there's a github mirrored direct link here in case its useful https://github.com/neilisaac/ece496/blob/master/reference/quip_toolkit-9.0/documents/vqmx_doc.pdf | 00:20 |
tpb | Title: ece496/vqmx_doc.pdf at master · neilisaac/ece496 · GitHub (at github.com) | 00:20 |
peepsalot | also found this project https://github.com/AmeerAbdelhadi/Verilog-Quartus-Mapping-VQM-Netlist-Parser | 00:28 |
tpb | Title: GitHub - AmeerAbdelhadi/Verilog-Quartus-Mapping-VQM-Netlist-Parser: generates a Comma-Separated Values (CSV) file of all nodes in a given Verilog Quartus Mapping (VQM) netlist and their respective fanouts, ordered by fanout (highest first) (at github.com) | 00:28 |
peepsalot | not sure if anything insightful from that | 00:28 |
peepsalot | ZirconiumX: so would EDIF be the more of the preferred route for interfacing with Quartus, as an "open" standard? | 00:34 |
ZirconiumX | peepsalot: As I mentioned, you need to figure out what dialect of EDIF we have, and that's even less documented | 00:36 |
*** rohitksingh has quit IRC | 01:15 | |
*** rohitksingh has joined #yosys | 01:17 | |
*** rohitksingh has quit IRC | 01:23 | |
*** rohitksingh has joined #yosys | 01:26 | |
*** citypw has joined #yosys | 02:17 | |
peepsalot | man, i just read though the EDIF wikipedia page, sad... | 02:28 |
*** citypw has quit IRC | 03:30 | |
*** Cerpin has quit IRC | 03:34 | |
*** Cerpin has joined #yosys | 03:34 | |
*** citypw has joined #yosys | 03:35 | |
*** N2TOH_ has joined #yosys | 05:34 | |
*** N2TOH has quit IRC | 05:38 | |
*** peepsalot has quit IRC | 05:56 | |
*** N2TOH_ is now known as N2TOH | 06:03 | |
*** Jybz has joined #yosys | 07:27 | |
*** fsasm has joined #yosys | 08:15 | |
*** likewise has joined #yosys | 08:16 | |
*** dys has joined #yosys | 08:25 | |
*** rohitksingh has quit IRC | 08:43 | |
*** rohitksingh has joined #yosys | 09:00 | |
*** rohitksingh has quit IRC | 09:03 | |
*** rohitksingh has joined #yosys | 09:05 | |
*** rohitksingh has quit IRC | 09:06 | |
*** rohitksingh has joined #yosys | 09:07 | |
*** rohitksingh has quit IRC | 09:14 | |
*** rohitksingh has joined #yosys | 09:16 | |
*** rohitksingh has quit IRC | 09:19 | |
*** rohitksingh has joined #yosys | 09:20 | |
*** rohitksingh has quit IRC | 09:24 | |
*** vidbina has joined #yosys | 09:25 | |
*** rohitksingh has joined #yosys | 09:26 | |
*** rohitksingh has quit IRC | 09:26 | |
*** az0re has joined #yosys | 09:27 | |
*** rohitksingh has joined #yosys | 09:29 | |
*** rohitksingh has quit IRC | 09:39 | |
*** kraiskil has joined #yosys | 09:47 | |
*** vidbina has quit IRC | 12:08 | |
*** peepsalot has joined #yosys | 12:45 | |
ZirconiumX | Hi peepsalot | 13:36 |
peepsalot | hi | 13:36 |
ZirconiumX | I think we're probably targeting VQM | 13:39 |
ZirconiumX | Since it mostly just requires hacking write_verilog | 13:41 |
*** X-Scale has quit IRC | 13:54 | |
*** X-Scale` has joined #yosys | 13:55 | |
*** X-Scale` is now known as X-Scale | 13:55 | |
*** chipb_ is now known as chipb | 16:01 | |
*** kraiskil has quit IRC | 16:10 | |
*** citypw has quit IRC | 16:17 | |
*** Sarayan has joined #yosys | 16:21 | |
Sarayan | yosys barfs on existing sv code (fx68k, a 68000 sv reimplementation), it doesn't seem to like typedef struct { ... }. I've heard there was plans to change of parser, is that true? | 16:21 |
*** kraiskil has joined #yosys | 16:23 | |
Sarayan | (also, hi :-) | 16:27 |
ZirconiumX | Well, Yosys has Verific support, but then you need a Verific license for that | 16:38 |
ZirconiumX | Which you probably can't get | 16:38 |
Sarayan | probably not indeed | 16:39 |
Sarayan | so the way forward is what, extend the existing parser or see if working with verible is possible? | 16:41 |
ZirconiumX | I think there's a Google SV parser? | 16:43 |
Sarayan | that would be verible :-) | 16:43 |
Sarayan | https://github.com/google/verible | 16:43 |
tpb | Title: GitHub - google/verible: Verible provides a SystemVerilog parser, style-linter, and formatter. (at github.com) | 16:43 |
ZirconiumX | Ah | 16:44 |
ZirconiumX | I didn't know the name of it | 16:44 |
Sarayan | didn't know the name of it an hour ago, so you're cool :-) | 16:45 |
Sarayan | ok, trying to compile verible downloads a java jdk | 16:48 |
*** dys has quit IRC | 17:09 | |
*** kraiskil has quit IRC | 17:10 | |
*** fsasm has quit IRC | 17:13 | |
*** vidbina has joined #yosys | 17:47 | |
*** phantomcircuit_ is now known as phantomcircuit | 17:50 | |
*** stzsch has quit IRC | 17:51 | |
*** X-Scale` has joined #yosys | 17:54 | |
*** X-Scale has quit IRC | 17:56 | |
*** X-Scale` is now known as X-Scale | 17:56 | |
Sarayan | Urgh, right now verible doesn't look designed to be integrated into, well, anything at all | 18:11 |
whitequark | iit's definitely not ready to use | 18:12 |
whitequark | and integrating it into yosys would me a major task | 18:12 |
Sarayan | so upgrading the current parser would be a better way? | 18:12 |
whitequark | define "better" | 18:13 |
Sarayan | to be able to run a simulation of fx68k while the efforts to do so are also useful for other users of yosys | 18:13 |
whitequark | if you just want to scratch your own itch, sure | 18:13 |
Sarayan | now that was a badly constructed sentence | 18:13 |
Sarayan | I'd like to scratch it, but to do it in a useful way | 18:14 |
whitequark | fixing it just enough to run fx68k is certainly easier than integrating and testing verible | 18:14 |
*** edhg has joined #yosys | 18:22 | |
*** stzsch has joined #yosys | 18:24 | |
Sarayan | that's for sure | 18:32 |
Sarayan | I suspect what I dislike most about verible is the terrible build system | 18:32 |
whitequark | bazel? | 18:33 |
Sarayan | yeah | 18:33 |
whitequark | some people find it the best thing ever but i personally think it's just more of annoying google stuff | 18:34 |
whitequark | most people aren't building a hundred terabyte monorepo and bazel just makes things hard for those who aren't | 18:34 |
Sarayan | it scribbles all over the place, autodownloads dependencies, ignores system libs | 18:35 |
Sarayan | like, I happen to have bison, flex an m4 on my system, no need to recompile them, tyvm | 18:35 |
whitequark | it's useful if you want reproducible builds and don't trust the environment | 18:35 |
whitequark | or if you need bison, flex and m4 on windows | 18:36 |
Sarayan | it's fascinating, bazel seems only capable of building executables, and that's it | 18:46 |
Sarayan | it's not even capable of putting them in a useulf place | 18:47 |
Sarayan | and don't think about building externally usable libraries | 18:47 |
Sarayan | it's strange | 18:48 |
Sarayan | I must be missing something | 18:48 |
whitequark | i'm pretty sure it can link an externally usable libraries, ANGLE is that | 18:51 |
whitequark | build* | 18:51 |
Sarayan | lemme check ANGLE then | 18:51 |
Sarayan | angle uses ninja | 18:52 |
Sarayan | *sigh* | 18:52 |
Sarayan | https://github.com/google/angle/blob/master/doc/DevSetup.md | 18:52 |
tpb | Title: angle/DevSetup.md at master · google/angle · GitHub (at github.com) | 18:52 |
whitequark | oh | 18:55 |
whitequark | wait, it uses *gn*, not ninja | 18:55 |
whitequark | which is another equally annoying build system from google, but i stand corrected | 18:55 |
Sarayan | well, gn generates ninja files, because cmake is not enough I guess, nor is maven | 18:58 |
Sarayan | bazel have rules to make librairies, but they want one library per source file | 18:58 |
Sarayan | that's not ticking my "usable library" box | 18:58 |
whitequark | my approach to google build systems in the past has been "rip out and replace with cmake" | 18:59 |
whitequark | which is very laborous. | 18:59 |
Sarayan | well, given it would be to have it in yosys, I guess it would mean "replace with make", but yeah | 19:00 |
Sarayan | nice thing though, verible is *small* | 19:00 |
Sarayan | ok, time to go hunt for food | 19:03 |
*** rohitksingh has joined #yosys | 19:36 | |
*** vidbina has quit IRC | 19:39 | |
Sarayan | back | 19:49 |
*** rohitksingh has quit IRC | 19:54 | |
*** Jybz has quit IRC | 20:32 | |
*** shapr has joined #yosys | 21:48 | |
shapr | hello again, I heard rumors that Xilinx 7 series has more support now? | 21:49 |
shapr | does that mean I can do away with vivado entirely? | 21:50 |
peepsalot | ZirconiumX: ok, understood re: VQM. sorry, you caught me deep in a troubleshooting session and just before sleep | 21:50 |
*** rohitksingh has joined #yosys | 21:51 | |
shapr | I start a new job tomorrow, I'll be able to dump money on OSS projects again, hurrah! | 21:51 |
ZirconiumX | shapr: Eeeeh, kinda | 21:51 |
shapr | ZirconiumX: tell me more? | 21:51 |
ZirconiumX | So, there's Project X-Ray, which has been reversing the XC7 | 21:51 |
shapr | I bought one unit of Bunnie Huang's NeTV2, with the spiffy 100T chip | 21:51 |
ZirconiumX | However, nextpnr support is still fairly beta-quality, if I understand daveshah correctly | 21:52 |
shapr | does that mean, likely to permanently fry my chip ? | 21:53 |
shapr | if not, I'm happy to be a beta tester and report bugs/problems. | 21:53 |
daveshah | afaik prjxray doesn't support the 100T yet | 21:53 |
daveshah | I believe this is coming soon though | 21:53 |
shapr | daveshah: anything I can do to help? | 21:53 |
daveshah | Probably best just to wait | 21:53 |
shapr | I'll send you patreon money once I get my first paycheck :-) | 21:54 |
daveshah | :) | 21:54 |
shapr | daveshah: thanks for doing so much awesome work! | 21:54 |
ZirconiumX | Patreon is a weird business model to me | 21:54 |
shapr | well, I'd happily send money directly if there were an easier way | 21:55 |
shapr | something like "send $100 a month for the next year to this person, remind me when that's over" | 21:55 |
ZirconiumX | To do things like RE Intel chips, I need time and money to not starve, and to get money to not starve I need to RE intel chips | 21:55 |
shapr | I'm paying money to kill off Xilinx tools. I cannot describe how much xilinx software has offended me. | 21:57 |
ZirconiumX | I mean, I hate Quartus a lot :P | 21:59 |
*** edhg has quit IRC | 22:09 | |
*** rohitksingh has quit IRC | 22:42 | |
*** rohitksingh has joined #yosys | 22:53 | |
*** rohitksingh has quit IRC | 23:11 | |
*** rohitksingh has joined #yosys | 23:26 | |
*** rohitksingh has quit IRC | 23:32 | |
GenTooMan | It's personal. | 23:45 |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!