*** tpb has joined #yosys | 00:00 | |
*** _whitelogger has quit IRC | 00:24 | |
*** _whitelogger has joined #yosys | 00:27 | |
*** rohitksingh has joined #yosys | 00:36 | |
*** Xiretza has quit IRC | 00:40 | |
*** Ultrasauce has quit IRC | 00:40 | |
*** srk has quit IRC | 00:40 | |
*** grummel has quit IRC | 00:40 | |
*** Ultrasauce has joined #yosys | 00:40 | |
*** grummel has joined #yosys | 00:40 | |
*** srk has joined #yosys | 00:40 | |
*** dh73 has quit IRC | 00:42 | |
*** emeb has quit IRC | 01:05 | |
*** s_frit has quit IRC | 02:35 | |
*** s_frit has joined #yosys | 02:36 | |
*** ZipCPU has joined #yosys | 03:25 | |
*** attie has joined #yosys | 03:31 | |
*** attie has quit IRC | 03:35 | |
*** dh73 has joined #yosys | 05:31 | |
*** dh73 has quit IRC | 05:53 | |
*** rektide has quit IRC | 06:36 | |
*** rektide has joined #yosys | 06:37 | |
*** s_frit has quit IRC | 06:39 | |
*** s_frit has joined #yosys | 06:39 | |
*** X-Scale has quit IRC | 07:58 | |
*** X-Scale` has joined #yosys | 07:58 | |
*** X-Scale` is now known as X-Scale | 07:59 | |
*** m4ssi has joined #yosys | 08:07 | |
*** jakobwenzel has joined #yosys | 08:10 | |
*** s_frit has quit IRC | 08:28 | |
*** s_frit has joined #yosys | 08:28 | |
*** dys has joined #yosys | 09:07 | |
mkurc | ZirconiumX: The solution that you suggested 'assign reset_val = (input_reset === 1'b0) ? 1'b0 : 1'b1' is not suitable for me. If I write such a statement in the techmap then it makes Yosys infer $mux cell. | 09:11 |
---|---|---|
mkurc | ZirconiumX: I need a way to determine whether a signal is unconnected inside a generate statement. The condition has to be constant during synthesis. | 09:12 |
*** dys has quit IRC | 09:16 | |
*** dys has joined #yosys | 09:37 | |
ZirconiumX | mkurc: But as far as I can tell, Yosys can't do that at present, presumably because nobody thought you'd need to check for a port being disconnected. | 10:28 |
whitequark | I think there is | 10:29 |
whitequark | _TECHMAP_CONST{MSK,VAL}_ and _TECHMAP_CONNMAP_<PORT>_ can do this, no? | 10:29 |
whitequark | of course, it's yosys-specific | 10:29 |
ZirconiumX | We tried that | 10:29 |
whitequark | ah | 10:30 |
ZirconiumX | Actually, not CONNMAP. | 10:30 |
ZirconiumX | Maybe worth trying that, mkurc | 10:30 |
*** fsasm has joined #yosys | 10:32 | |
*** jakobwenzel has quit IRC | 10:46 | |
*** jakobwenzel has joined #yosys | 10:46 | |
daveshah | Verilog does support default port values (eg input wire rst = 1'b1) | 10:47 |
daveshah | But I don't know if this works with techmap | 10:47 |
*** attie has joined #yosys | 11:18 | |
*** rohitksingh has quit IRC | 12:24 | |
*** pepijndevos[m] has quit IRC | 13:23 | |
*** promach3 has quit IRC | 13:24 | |
*** nrossi has quit IRC | 13:24 | |
*** fevv8[m] has quit IRC | 13:24 | |
*** d0nker5 has quit IRC | 14:36 | |
*** d0nker5 has joined #yosys | 15:13 | |
*** emeb has joined #yosys | 15:15 | |
*** nengel has joined #yosys | 15:51 | |
*** attie has quit IRC | 15:53 | |
*** nengel is now known as attie | 15:58 | |
*** dh73 has joined #yosys | 16:19 | |
*** m4ssi has quit IRC | 16:21 | |
*** fsasm has quit IRC | 16:59 | |
*** dys has quit IRC | 17:11 | |
develonepi3 | mmicko Have you used Yocto? I have a Ubuntu system builds rpi4 which creates deb packages and rpi4-64 which creates rpm package. This appears to be a pretty good feature. Now if you I can just get nextpnr, yosys, and arachne-pnr to build. Yosys compiles but is getting a QA error Unable to recognise the format on yosys. Nextpnr I need to learn how to execute cmake -DARCH=ice40 . in a recipe. Makefiles just use oe_runmake. | 17:23 |
develonepi3 | mmicko I now have icestorm_0.1+git0+041c075e4a-r0_armhf.deb or icestorm-0.1+git0+041c075e4a-r0.aarch64.rpm | 17:26 |
develonepi3 | mmicko arachne-pnr I need to fix the use of sum which is in the Makefile. The sum which is in coreutils & busybox. | 17:30 |
*** d0nker5 has quit IRC | 17:41 | |
*** nrossi has joined #yosys | 17:49 | |
*** promach3 has joined #yosys | 17:49 | |
*** pepijndevos[m] has joined #yosys | 17:49 | |
*** fevv8[m] has joined #yosys | 17:49 | |
*** X-Scale has quit IRC | 18:13 | |
*** X-Scale` has joined #yosys | 18:16 | |
*** X-Scale` is now known as X-Scale | 18:17 | |
*** Jybz has joined #yosys | 18:30 | |
*** attie has quit IRC | 18:36 | |
*** meawoppl has joined #yosys | 19:22 | |
meawoppl | heyo heyo | 19:22 |
meawoppl | I have another small issue to report | 19:22 |
meawoppl | *two small issues | 19:24 |
meawoppl | I think using yosys as a total n00b to verilog has help me turn up the weird | 19:24 |
meawoppl | bug #1: | 19:25 |
meawoppl | bus assignment is ignored in weird ways: | 19:25 |
meawoppl | `thing[7:0] <= otherThing[7:0];` | 19:25 |
meawoppl | bug #2: | 19:26 |
meawoppl | my IDE automatically adds: | 19:26 |
meawoppl | `endmodule : ModuleName` which yosys seems to dislike... | 19:27 |
meawoppl | vs. just `endmodule` | 19:27 |
daveshah | Not sure about #2, I'd have to check the standard. Can you explain #1 better? | 19:32 |
meawoppl | yeah, there are a bunch of permutations that seem to be quietly ignored: | 19:33 |
meawoppl | so I think the vaslid way to do this is w/o the array notation: | 19:33 |
meawoppl | `thing <= otherThing[7:0];` Which seems to work as expected | 19:34 |
meawoppl | `thing <= otherThing[0:7];` is ignored (no bus endian swap?) | 19:35 |
meawoppl | I am not sure which are/are not legal | 19:35 |
* ZirconiumX is very glad they're not a language lawyer who has to deal with these kinds of questions | 19:36 | |
daveshah | I don't think that does a bus endian swap | 19:36 |
meawoppl | I think it isn't valid honestly, but it does get treated somehow strangly under the hood vs. a raised syntax exception or similar | 19:37 |
*** Jybz has quit IRC | 19:45 | |
*** Xiretza has joined #yosys | 19:52 | |
*** rohitksingh has joined #yosys | 20:01 | |
*** cr1901_modern has quit IRC | 20:05 | |
*** rohitksingh has quit IRC | 20:12 | |
*** rohitksingh has joined #yosys | 20:13 | |
*** rohitksingh has quit IRC | 20:33 | |
*** adjtm_ has joined #yosys | 21:03 | |
*** adjtm has quit IRC | 21:05 | |
*** rohitksingh has joined #yosys | 21:12 | |
*** cr1901_modern has joined #yosys | 21:16 | |
*** klotz has joined #yosys | 21:27 | |
*** TD-Linux has quit IRC | 21:36 | |
*** TD-Linux has joined #yosys | 21:36 | |
*** rohitksingh has quit IRC | 21:55 | |
*** meawoppl has quit IRC | 23:06 | |
*** rohitksingh has joined #yosys | 23:47 |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!