| *** tpb has joined #yosys | 00:00 | |
| *** X-Scale has quit IRC | 00:34 | |
| *** X-Scale` has joined #yosys | 00:37 | |
| *** X-Scale` is now known as X-Scale | 00:38 | |
| *** attie has joined #yosys | 02:31 | |
| *** attie has quit IRC | 02:36 | |
| *** rohitksingh has quit IRC | 02:36 | |
| *** rohitksingh has joined #yosys | 02:38 | |
| *** rohitksingh has quit IRC | 03:14 | |
| *** gromero has quit IRC | 03:50 | |
| *** dh73 has quit IRC | 05:53 | |
| *** rohitksingh has joined #yosys | 06:17 | |
| *** rohitksingh has quit IRC | 07:26 | |
| *** pie_ has quit IRC | 07:32 | |
| *** attie has joined #yosys | 07:51 | |
| *** attie has quit IRC | 07:56 | |
| *** X-Scale has quit IRC | 07:59 | |
| *** pie_ has joined #yosys | 08:00 | |
| *** X-Scale` has joined #yosys | 08:02 | |
| *** X-Scale` is now known as X-Scale | 08:03 | |
| *** fsasm has joined #yosys | 08:11 | |
| *** attie has joined #yosys | 08:47 | |
| *** esden_ has joined #yosys | 09:04 | |
| *** ktemkin_ has joined #yosys | 09:04 | |
| *** arnd_ has joined #yosys | 09:04 | |
| *** phantomcircuit_ has joined #yosys | 09:05 | |
| *** smarter_ has joined #yosys | 09:05 | |
| *** vup2 has joined #yosys | 09:05 | |
| *** nurelin_ has joined #yosys | 09:06 | |
| *** knielsen_ has joined #yosys | 09:07 | |
| *** corecode_ has joined #yosys | 09:08 | |
| *** jhol` has joined #yosys | 09:10 | |
| *** phantomcircuit has quit IRC | 09:11 | |
| *** emily has quit IRC | 09:11 | |
| *** Thorn has quit IRC | 09:11 | |
| *** knielsen has quit IRC | 09:11 | |
| *** cyrozap has quit IRC | 09:11 | |
| *** ZipCPU has quit IRC | 09:11 | |
| *** indy has quit IRC | 09:11 | |
| *** jhol has quit IRC | 09:11 | |
| *** nurelin has quit IRC | 09:11 | |
| *** hackerfoo has quit IRC | 09:11 | |
| *** ktemkin has quit IRC | 09:11 | |
| *** corecode has quit IRC | 09:11 | |
| *** vup has quit IRC | 09:11 | |
| *** smarter has quit IRC | 09:11 | |
| *** arnd has quit IRC | 09:11 | |
| *** esden has quit IRC | 09:11 | |
| *** ktemkin_ is now known as ktemkin | 09:11 | |
| *** esden_ is now known as esden | 09:11 | |
| *** indy_ has joined #yosys | 09:12 | |
| *** arnd_ is now known as arnd | 09:12 | |
| *** jhol` is now known as jhol | 09:16 | |
| *** hackerfoo has joined #yosys | 09:18 | |
| *** pie_ has quit IRC | 09:19 | |
| *** Thorn has joined #yosys | 09:22 | |
| *** corecode_ is now known as corecode | 09:23 | |
| *** pie_ has joined #yosys | 09:45 | |
| *** mkurc has joined #yosys | 10:42 | |
| mkurc | Hello, I have a question: What is the best way to detect in techmap that a particular input port of the cell is unconnected? | 10:44 |
|---|---|---|
| *** emily has joined #yosys | 11:58 | |
| *** emily has quit IRC | 12:02 | |
| *** emily has joined #yosys | 12:14 | |
| *** emily has quit IRC | 12:17 | |
| *** emily has joined #yosys | 12:18 | |
| ZirconiumX | mkurc: probably by using CONSTMSK and CONSTVAL | 12:22 |
| ZirconiumX | Because unconnected ports are effectively constant 'bx | 12:23 |
| pepijndevos | There is a way to make yosys make a truth table for a combinational circuit right? I forgot how... | 12:25 |
| daveshah | pepijndevos: eval | 12:31 |
| mkurc | ZirconiumX: My current observation is that a port is unconnected when CONSTMSK == 0 and CONSTVAL == 0 | 12:31 |
| ZirconiumX | mkurc: That's incorrect | 12:42 |
| ZirconiumX | `help techmap` shows that it should be CONSTMSK == 1 and CONSTVAL == 'bx | 12:42 |
| ZirconiumX | What you have there is not a constant | 12:43 |
| pepijndevos | daveshah, it doesn't like me: Failed to evaluate signal \R10C7_S13 at { \R1C16_W81 \R1C5_E26 } = 2'00: Missing value for \R10C7_S13. | 13:00 |
| daveshah | Haven't seen that before but I guess it's because you have an input that isn't set or in the list of truth table signals? | 13:02 |
| pepijndevos | Hum, I did flatten and now it's happy | 13:03 |
| mkurc | ZirconiumX: But that does not work for me. CONSTVAL is never equal to 'bx. I tried both with '==' and '===' comparison operators. | 13:45 |
| ZirconiumX | Well, first off, what are you trying to do? | 13:46 |
| ZirconiumX | As in, why do you need to check if something is disconnected? | 13:46 |
| pepijndevos | daveshah, how do carry chains work on ECP5? | 13:48 |
| mkurc | ZirconiumX: Let's say that I have a cell representing a PLL and it has a RST input. | 13:58 |
| mkurc | ZirconiumX: I'm writing a techmap for it that will transform it to another representation of the PLL. And I want to detect whether the RST input is connected. Because if it is not then I need to force it to eg. logic 1 in the cell that I'm mapping to. | 13:59 |
| ZirconiumX | But then, why not have something like `assign reset_val = (input_reset === 1'b0) ? 1'b0 : 1'b1;`? | 14:01 |
| *** m4ssi has joined #yosys | 14:22 | |
| mkurc | ZirconiumX: That would work provided that I can assume that an unconnected port is tied to 0. But what if I want to force RST to 0 then? It'll be forced to 1. | 14:24 |
| ZirconiumX | An unconnected port is not tied to zero | 14:25 |
| ZirconiumX | It's tied to 'bx | 14:26 |
| ZirconiumX | If input_reset is 1, that returns 1 | 14:26 |
| ZirconiumX | If input_reset is 0, that returns 0 | 14:26 |
| ZirconiumX | If input_reset is x, that returns 1 | 14:26 |
| *** indy_ is now known as indy | 15:31 | |
| *** emeb has joined #yosys | 15:32 | |
| *** dh73 has joined #yosys | 15:52 | |
| *** smarter_ is now known as smarter | 15:52 | |
| *** B_dgfebba has joined #yosys | 16:12 | |
| *** B_dgfebba has quit IRC | 16:16 | |
| *** fsasm has quit IRC | 16:31 | |
| *** m4ssi has quit IRC | 16:36 | |
| *** rohitksingh has joined #yosys | 16:43 | |
| mmicko | hi develonepi3, just use make PREFIX=/opt install and it should be fine, that way you will get binaries in /opt/bin, maybe that is not best option for it but you can use any prefix that is fine for your envrionment | 16:43 |
| mmicko | and sorry for late reply, was afk, thanks ZipCPU for letting me know | 16:43 |
| develonepi3 | mmicko thanks will try it ! | 16:45 |
| mmicko | if you need some guidelines, you can check scripts at https://github.com/mmicko/cross-fpga/tree/master/scripts but those are for making static binaries and some tools lack some of features due to that | 16:46 |
| tpb | Title: cross-fpga/scripts at master · mmicko/cross-fpga · GitHub (at github.com) | 16:46 |
| develonepi3 | mmicko That helped was able to get the package built. And now having some QA issues. This is a fork with chg'ed made in conf.mk /usr/local to /opt "https://github.com/develone/icestorm" | 18:10 |
| *** rohitksingh has quit IRC | 18:10 | |
| *** rohitksingh has joined #yosys | 18:19 | |
| *** phantomcircuit_ is now known as phantomcircuit | 18:19 | |
| mmicko | develonepi3: there should be no need to change existing file, since you can overwrite them in build script, so if you are doing packaging for yocto, you actually need to call make from there and then can set PREFIX parameter, in project itself usual default value is left to cover most users | 18:21 |
| *** cyrozap has joined #yosys | 18:37 | |
| *** Jybz has joined #yosys | 19:27 | |
| *** attie has quit IRC | 19:34 | |
| *** alexhw has quit IRC | 21:13 | |
| *** alexhw has joined #yosys | 21:17 | |
| *** Jybz has quit IRC | 21:30 | |
| *** alexhw has quit IRC | 21:52 | |
| *** alexhw has joined #yosys | 21:58 | |
| *** rohitksingh has quit IRC | 22:57 | |
| *** rohitksingh has joined #yosys | 23:38 | |
| *** rohitksingh has quit IRC | 23:53 | |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!