*** tpb has joined #yosys | 00:00 | |
*** proteusguy has quit IRC | 00:19 | |
*** proteusguy has joined #yosys | 00:31 | |
*** X-Scale` has joined #yosys | 00:39 | |
*** adjtm_ has quit IRC | 00:40 | |
*** develonepi3 has quit IRC | 00:40 | |
*** adjtm has joined #yosys | 00:40 | |
*** Forty-Bot has quit IRC | 00:41 | |
*** X-Scale has quit IRC | 00:42 | |
*** X-Scale` is now known as X-Scale | 00:42 | |
*** Forty-Bot has joined #yosys | 00:42 | |
*** emeb_mac has joined #yosys | 01:15 | |
*** futarisIRCcloud has joined #yosys | 02:27 | |
*** PyroPeter has quit IRC | 02:47 | |
*** PyroPeter has joined #yosys | 03:01 | |
*** gsi__ has joined #yosys | 03:23 | |
*** gsi_ has quit IRC | 03:26 | |
*** emeb has quit IRC | 03:58 | |
*** gsi__ is now known as gsi_ | 04:04 | |
*** m4ssi has joined #yosys | 05:03 | |
*** gnufan_home has quit IRC | 05:03 | |
*** m4ssi has quit IRC | 05:06 | |
*** futarisIRCcloud has quit IRC | 05:07 | |
*** yetifrisstlama has joined #yosys | 05:13 | |
*** rohitksingh_work has joined #yosys | 05:15 | |
*** futarisIRCcloud has joined #yosys | 05:26 | |
*** rohitksingh_work has quit IRC | 06:14 | |
*** m4ssi has joined #yosys | 06:51 | |
*** emeb_mac has quit IRC | 07:11 | |
*** yetifrisstlama has quit IRC | 07:31 | |
*** GuzTech has joined #yosys | 07:54 | |
*** cr1901_modern is now known as cr1901 | 07:59 | |
*** cr1901 is now known as cr1901_modern | 07:59 | |
*** futarisIRCcloud has quit IRC | 08:17 | |
*** fsasm has joined #yosys | 08:22 | |
*** proteusguy has quit IRC | 08:22 | |
*** wifasoi has joined #yosys | 10:06 | |
*** dxld has quit IRC | 10:20 | |
*** dxld has joined #yosys | 10:36 | |
*** janrinze has quit IRC | 11:26 | |
corecode | m | 12:00 |
---|---|---|
corecode | oups | 12:00 |
*** cr1901_modern has quit IRC | 12:17 | |
*** nrossi has quit IRC | 12:18 | |
*** fevv8[m] has quit IRC | 12:19 | |
*** jryans has quit IRC | 12:19 | |
*** bpye has quit IRC | 12:19 | |
*** jfng has quit IRC | 12:19 | |
*** rohitksingh_work has joined #yosys | 12:45 | |
*** janrinze has joined #yosys | 12:51 | |
*** cr1901_modern has joined #yosys | 13:03 | |
*** develonepi3 has joined #yosys | 13:08 | |
*** janrinze has quit IRC | 13:12 | |
FL4SHK | It appears that yosys doesn't know about SystemVerilog interfaces used on ports. Oh well. | 13:25 |
corecode | yea i had to go back to plain verilog | 13:35 |
*** rohitksingh_work has quit IRC | 13:39 | |
*** maikmerten has joined #yosys | 14:31 | |
*** rohitksingh has joined #yosys | 14:36 | |
*** GuzTech has quit IRC | 14:49 | |
*** citypw has joined #yosys | 14:59 | |
*** tlwoerner has quit IRC | 15:03 | |
*** tlwoerner has joined #yosys | 15:15 | |
*** GuzTech has joined #yosys | 15:30 | |
*** rohitksingh has quit IRC | 15:39 | |
*** emeb has joined #yosys | 15:43 | |
*** develonepi3 has quit IRC | 15:56 | |
*** m4ssi has quit IRC | 16:00 | |
*** citypw has quit IRC | 16:29 | |
*** emeb_mac has joined #yosys | 16:40 | |
*** emeb_mac has quit IRC | 16:57 | |
*** fsasm has quit IRC | 17:16 | |
*** m4ssi has joined #yosys | 17:22 | |
*** togo has joined #yosys | 17:24 | |
*** rohitksingh has joined #yosys | 17:29 | |
*** rohitksingh has quit IRC | 17:42 | |
*** m4ssi has quit IRC | 17:49 | |
*** srk has quit IRC | 17:53 | |
*** srk has joined #yosys | 17:56 | |
*** rohitksingh has joined #yosys | 18:02 | |
*** danieljabailey has quit IRC | 19:08 | |
*** proteusguy has joined #yosys | 19:29 | |
*** m4ssi has joined #yosys | 19:30 | |
*** rohitksingh has quit IRC | 19:32 | |
*** m4ssi has quit IRC | 19:35 | |
*** voxadam has quit IRC | 20:18 | |
*** voxadam has joined #yosys | 20:18 | |
*** maikmerten has quit IRC | 20:20 | |
*** rohitksingh has joined #yosys | 20:21 | |
*** janrinze has joined #yosys | 20:28 | |
*** rohitksingh has quit IRC | 20:42 | |
*** emeb_mac has joined #yosys | 20:59 | |
*** futarisIRCcloud has joined #yosys | 21:46 | |
FL4SHK | corecode: Give me a while (at least a few more months). I'm developing a compiler thing for a SystemVerilog-like HDL that will just spit out Verilog. | 22:01 |
FL4SHK | Actually, I think it'll spit out yosys-compatible SystemVerilog. | 22:03 |
FL4SHK | Perhaps not | 22:03 |
FL4SHK | I'll have it spit out Verilog. | 22:03 |
FL4SHK | Oh, and I mean it'll be similar to synthesizable SystemVerilog. | 22:05 |
FL4SHK | I don't know how I'd convert the dynamic stuff to Verilog (strings, handle-based classes, dynamic arrays, etc.) | 22:05 |
FL4SHK | ... and I've chosen to unify code block syntax: everything is {} | 22:06 |
FL4SHK | Concatenation looks like a function :P | 22:06 |
FL4SHK | concat(a, b) | 22:06 |
FL4SHK | I also cut out a lot, I guess. | 22:07 |
FL4SHK | But not much of any interest to synthesizing into FPGA code | 22:07 |
*** gnufan_home has joined #yosys | 22:14 | |
*** janrinze has quit IRC | 22:19 | |
*** janrinze has joined #yosys | 22:21 | |
*** emeb has quit IRC | 22:25 | |
*** janrinze has quit IRC | 23:17 | |
*** janrinze has joined #yosys | 23:21 | |
*** adjtm has quit IRC | 23:29 | |
*** leptonix has quit IRC | 23:29 | |
*** shorne has quit IRC | 23:29 | |
*** Ristovski has quit IRC | 23:29 | |
*** GuzTech has quit IRC | 23:32 | |
*** adjtm has joined #yosys | 23:35 | |
*** leptonix has joined #yosys | 23:35 | |
*** shorne has joined #yosys | 23:35 | |
*** Ristovski has joined #yosys | 23:35 |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!