Wednesday, 2018-07-25

*** tpb has joined #yosys00:00
*** promach_ has joined #yosys00:30
*** lutsabound has quit IRC00:46
*** lutsabound has joined #yosys00:50
*** mazzoo has quit IRC01:26
*** mazzoo has joined #yosys01:26
*** promach_ has quit IRC01:33
*** kerel has quit IRC02:38
*** promach has quit IRC02:40
*** promach has joined #yosys02:51
*** lutsabound has quit IRC02:56
*** X-Scale has quit IRC03:28
*** [X-Scale] has joined #yosys03:30
*** [X-Scale] is now known as X-Scale03:30
*** pie__ has quit IRC03:49
*** m_w has quit IRC04:08
*** digshadow has joined #yosys04:12
*** altenius has quit IRC04:27
*** seldridge has joined #yosys04:41
*** cr1901_modern has quit IRC05:41
*** digshadow has quit IRC06:02
*** seldridge has quit IRC06:35
*** kraiskil has joined #yosys06:49
*** xerpi has joined #yosys06:49
*** xerpi has joined #yosys06:51
*** keesj has quit IRC07:16
*** keesj has joined #yosys07:18
*** GuzTech has joined #yosys07:19
*** cr1901_modern has joined #yosys07:23
*** proteusguy has quit IRC07:25
*** dys has quit IRC07:31
*** proteusguy has joined #yosys07:41
*** kraiskil has quit IRC07:41
*** gnufan has joined #yosys08:10
*** digshadow has joined #yosys08:22
*** jwhitmore_ has joined #yosys08:31
*** jwhitmore_ has quit IRC08:36
*** jwhitmore_ has joined #yosys08:47
*** jwhitmore_ has quit IRC09:05
*** promach has quit IRC09:14
*** kerel has joined #yosys09:23
*** proteusguy has quit IRC09:23
*** proteusguy has joined #yosys09:41
*** fsasm has joined #yosys10:01
*** m_w has joined #yosys10:15
*** m_w has quit IRC10:21
*** jwhitmore_ has joined #yosys10:34
*** kraiskil has joined #yosys10:38
*** xerpi has quit IRC11:01
*** kraiskil has quit IRC11:06
mattvennI remember when I had sram issues with the blackice mystorm board11:17
mattvennI had unstable behaviour on the fpga because the fpga and the sram were both trying to drive the same pins11:18
mattvennbecause there wasn't enough time for the pin direction to change11:18
mattvennI wonder if something similar is happening with the hyperram on the 8 data pins11:18
mattvennrunning it slower should resolve it11:19
keesjis http://www.clifford.at/yosys/download.html perhaps a bit outdated on ubuntu 18.04 yosys is already in the discto and adding the ppa results in https://pastebin.com/Wt6sdftR11:24
tpbTitle: Yosys Open SYnthesis Suite :: Download (at www.clifford.at)11:24
daveshahkeesj: beware that the version of Yosys in ubuntu is very old11:25
daveshahI would always recommend building from source following the instructions at http://www.clifford.at/icestorm/11:25
tpbTitle: Project IceStorm (at www.clifford.at)11:25
cr1901_modernI wish my build improvements PR would be accepted... :(11:29
cr1901_modernAnd well fixing yosys-smtbmc to work on Windoze PR too11:30
keesjok11:30
daveshahcr1901_modern: clifford's pretty busy right now. ping him again and he'll look at them I'm sure11:31
*** kraiskil has joined #yosys11:32
cr1901_modernFair enough. It's low priority, I just mainly wanted to knock off a few bullets off my todoist :P11:32
*** promach has joined #yosys11:41
*** kraiskil has quit IRC11:51
*** promach has quit IRC12:20
*** promach has joined #yosys12:40
*** clifford has joined #yosys12:57
*** ChanServ sets mode: +o clifford12:57
*** kraiskil has joined #yosys13:31
mattvennwell slowing it down makes it behave. And I think I might be right about the ram and fpga both driving the same lines at once13:48
mattvennhere's clk, data and direction at 3mhz system clk = 0.75mhz ram clock13:48
mattvennhttps://imagebin.ca/v/49uDxynENjfI13:48
mattvennand this one is when the serial breaks and things start going crazy.13:49
mattvenn6mhz = 1.5mhz ram clock13:49
mattvennhttps://imagebin.ca/v/49uERKOqnBFs13:49
mattvennyou can see the bidirectional signals now have intermediate levels13:49
*** kraiskil has quit IRC13:49
mattvennso my question is, how can this part be used with the h40 chips at higher clock rates?13:50
*** kraiskil has joined #yosys13:54
*** kraiskil has quit IRC13:59
*** jwhitmore_ has quit IRC14:03
*** promach_ has joined #yosys14:05
ZipCPUWhat is icetime giving you?14:08
mattvenn90mhz14:15
ZipCPUAnd it's only working successfully at 6mhz?14:16
*** xerpi has joined #yosys14:19
mattvenn0.75mhz it seems to work14:26
mattvennanything higher than that and the fpga and the sram both try and drive the inout lines at once14:26
mattvennwhich them seems to result in strange behaviour14:26
ZipCPUHmm ... sounds like the controller is buggy.  Is there an output enable wire?  Are you watching that one?14:27
mattvennI think I need to take another step back14:30
mattvennI still have problems with the serial comms event at this low speed14:31
*** AlexDaniel has quit IRC14:35
*** AlexDaniel has joined #yosys14:35
*** leviathan has joined #yosys14:39
*** AlexDaniel has quit IRC14:40
*** AlexDaniel has joined #yosys14:40
*** AlexDaniel has quit IRC14:43
*** AlexDaniel has joined #yosys14:43
*** GuzTech has quit IRC14:49
*** pie__ has joined #yosys15:14
*** pie__ has quit IRC15:29
*** pie_ has joined #yosys15:32
*** m_w_ has joined #yosys15:34
*** _m_w_ has joined #yosys15:36
*** cr1901_modern1 has joined #yosys15:38
*** pie_ has quit IRC15:39
*** m_w_ has quit IRC15:39
*** cr1901_modern has quit IRC15:40
*** pie_ has joined #yosys15:49
*** _m_w_ has quit IRC15:51
*** m_w has joined #yosys15:51
*** maikmerten has joined #yosys15:59
*** jwhitmore_ has joined #yosys16:22
*** fsasm has quit IRC16:42
*** promach_ has quit IRC17:01
*** seldridge has joined #yosys17:06
*** m_w_ has joined #yosys17:09
*** m_w_ has joined #yosys17:10
*** _m_w_ has joined #yosys17:12
*** dys has joined #yosys17:12
*** m_w has quit IRC17:12
*** m_w_ has quit IRC17:14
*** _m_w_ has quit IRC17:17
*** m_w has joined #yosys17:22
*** xerpi has quit IRC17:27
*** mazzoo_ has joined #yosys17:58
*** mazzoo has quit IRC17:58
*** mazzoo_ has quit IRC18:00
*** mazzoo has joined #yosys18:03
*** mazzoo has quit IRC18:06
*** mazzoo has joined #yosys18:08
*** mazzoo_ has joined #yosys18:20
*** mazzoo has quit IRC18:20
*** seldridge has quit IRC18:21
*** mazzoo_ has quit IRC18:21
*** mazzoo has joined #yosys18:25
*** kraiskil has joined #yosys18:29
*** seldridge has joined #yosys18:32
*** maikmerten has quit IRC18:43
*** maikmerten has joined #yosys18:50
*** Nazara has quit IRC18:56
*** Nazara has joined #yosys18:59
*** leviathan has quit IRC19:06
*** pie_ has quit IRC19:07
*** seldridge has quit IRC19:18
*** pie_ has joined #yosys19:28
*** kraiskil has quit IRC19:31
*** m_t has joined #yosys19:37
*** jwhitmore_ has quit IRC19:51
*** xerpi has joined #yosys19:57
*** maikmerten has quit IRC20:24
*** m_w has quit IRC20:36
elmsdaveshah: I'm adding ability to track symbols in hlc. Any opinion on hlc syntax? I was thinking "wire .sym> symbol" (eg "span4_y1_g7_1 .sym> vec0[1]")21:45
daveshahelms: haven't really worked with hlc21:46
daveshahI agree symbols are a good idea, that seems a reasonable enough implementation21:47
elmsThat's good enough for me to create a PR. Thanks.21:47
*** seldridge has joined #yosys21:51
*** seldridge has quit IRC22:11
*** m_w has joined #yosys22:13
*** seldridge has joined #yosys22:17
*** seldridge has quit IRC22:21
*** seldridge has joined #yosys22:24
*** m_w has quit IRC22:30
*** m_w has joined #yosys22:30
*** seldridge has quit IRC23:32
*** seldridge has joined #yosys23:36
*** xerpi has quit IRC23:51

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!