*** tpb has joined #yosys | 00:00 | |
*** emeb_mac has joined #yosys | 00:08 | |
*** vup has quit IRC | 00:21 | |
*** vup has joined #yosys | 00:22 | |
*** kuldeep_ has quit IRC | 00:22 | |
*** kuldeep has joined #yosys | 00:24 | |
*** knielsen has quit IRC | 01:10 | |
*** leviathan has joined #yosys | 01:11 | |
*** promach2 has joined #yosys | 01:12 | |
*** leviathan has quit IRC | 01:13 | |
*** knielsen has joined #yosys | 01:21 | |
*** cemerick has joined #yosys | 01:42 | |
*** promach2 has quit IRC | 01:49 | |
*** cemerick_ has joined #yosys | 02:23 | |
*** cemerick has quit IRC | 02:27 | |
*** AlexDaniel has quit IRC | 02:28 | |
*** seldridge has quit IRC | 05:27 | |
*** seldridge has joined #yosys | 05:47 | |
*** promach_ has quit IRC | 06:00 | |
*** promach_ has joined #yosys | 06:04 | |
*** cemerick_ has quit IRC | 06:11 | |
*** emeb has quit IRC | 06:20 | |
promach_ | Do you guys think if we should formally verify a submodule first before formally verifying the overall module itself ? | 06:38 |
---|---|---|
*** sklv has joined #yosys | 06:40 | |
*** sklv has quit IRC | 06:46 | |
*** emeb_mac has quit IRC | 06:54 | |
*** ratko has joined #yosys | 07:01 | |
ratko | Hey i have question. Does Yosys provide timing and area occupancy of synthesized design on standard cell? | 07:03 |
mattvenn | hey ZipCPU , a picture in your repo would help people understand what it was! | 07:09 |
mattvenn | it's super cool | 07:09 |
*** proteusguy has quit IRC | 07:24 | |
*** FabM has joined #yosys | 07:25 | |
*** promach_ has quit IRC | 07:25 | |
*** GuzTech has joined #yosys | 07:29 | |
*** quigonjinn has quit IRC | 08:09 | |
*** cr1901_modern has quit IRC | 08:17 | |
*** jwhitmore has joined #yosys | 08:18 | |
*** ratko has quit IRC | 08:20 | |
*** ratko has joined #yosys | 08:20 | |
*** ratko has quit IRC | 08:22 | |
*** proteusguy has joined #yosys | 08:31 | |
*** jwhitmore has quit IRC | 08:54 | |
*** dys has joined #yosys | 08:59 | |
*** dys has quit IRC | 09:03 | |
*** kensan has quit IRC | 09:14 | |
*** kensan has joined #yosys | 09:16 | |
*** ravenexp has quit IRC | 09:17 | |
*** dmin7 has joined #yosys | 09:36 | |
dmin7 | hi (again)! .. i'm trying to make icosoc start an application from flash (on the icezero board), but .. it doesn't x). it works fine when i don't have the flashpmem option enabled in icosoc.conf / loading appimage to ram .. but when i enable it i do get the BOOTLOADER> prompt (and i can also write an appimage to it at that point, and it says XX bytes written) .. but after the RUN nothing happens | 10:18 |
dmin7 | anybody knows it it should "just work" that way, by any chance? | 10:18 |
*** proteusguy has quit IRC | 10:19 | |
dmin7 | (i did check the flash contents and appears to write icosoc and the appimage parts to the right offsets) | 10:19 |
dmin7 | in the wiki it says: | 10:21 |
dmin7 | flashpmem: Use SPI flash as program memory. Executing code from the SPI flash is very slow! But it enables much larger programs to be used with the SoC. This will modify the boot loader and a different linker script will be used to link the program. Everything in the ELF section .text.sram will be placed in SRAM. Make sure that performance critical functions are placed in this ELF section. | 10:21 |
*** jwhitmore has joined #yosys | 10:35 | |
*** kraiskil has joined #yosys | 10:39 | |
*** jwhitmore has quit IRC | 10:46 | |
*** dys has joined #yosys | 10:55 | |
*** AlexDaniel has joined #yosys | 10:58 | |
*** dys has quit IRC | 11:03 | |
*** AlexDani` has joined #yosys | 11:09 | |
*** AlexDaniel has quit IRC | 11:11 | |
*** dys has joined #yosys | 11:14 | |
*** AlexDani` is now known as AlexDaniel | 11:19 | |
*** dys has quit IRC | 11:28 | |
*** proteusguy has joined #yosys | 11:35 | |
*** xrexeon has joined #yosys | 11:42 | |
ZipCPU | mattvenn: Like ... what? | 11:59 |
*** xrexeon has quit IRC | 12:08 | |
*** promach_ has joined #yosys | 12:30 | |
*** _whitelogger has quit IRC | 13:02 | |
*** _whitelogger has joined #yosys | 13:05 | |
*** cr1901_modern has joined #yosys | 13:14 | |
*** jwhitmore has joined #yosys | 13:18 | |
*** quigonjinn has joined #yosys | 13:24 | |
*** jwhitmore has quit IRC | 13:27 | |
*** dys has joined #yosys | 13:28 | |
*** dys has quit IRC | 13:32 | |
*** emeb has joined #yosys | 13:41 | |
*** jwhitmore has joined #yosys | 14:10 | |
*** seldridge has quit IRC | 14:11 | |
*** kraiskil has quit IRC | 14:18 | |
* shapr hops cheerfully | 14:19 | |
ZipCPU | See the demo image at https://github.com/ZipCPU/vgasim/raw/master/doc/demo.png | 14:29 |
* ZipCPU wonders why shapr is hopping, when he was doing cartwheels earlier | 14:29 | |
* ZipCPU is hoping someone else can answer dmin7's question, as he hasn't (yet) used the flash on his iceoboard. | 14:32 | |
*** dxld has quit IRC | 14:33 | |
*** dxld has joined #yosys | 14:34 | |
*** jwhitmore has quit IRC | 14:35 | |
*** jwhitmore has joined #yosys | 14:38 | |
*** jwhitmore has quit IRC | 14:38 | |
*** jwhitmore has joined #yosys | 14:40 | |
*** seldridge has joined #yosys | 14:49 | |
shapr | ZipCPU: I did cartwheels this weekend at a music festival, it was fun | 14:53 |
shapr | you've seen me do cartwheels in person | 14:53 |
ZipCPU | :D | 14:54 |
ZipCPU | That's why I was wondering why you were only cheerfully hopping this morning. :D | 14:55 |
*** dys has joined #yosys | 14:55 | |
shapr | coworkers are confused by cartwheels, not sure why | 14:55 |
shapr | I need to bring in my unicycle for another lightning talk | 14:56 |
shapr | this week I'm doing crowd participation blockchain, our hash function is even/odd parity bits | 14:56 |
shapr | that way everyone can do the hashing in their head after drinking beer | 14:56 |
ZipCPU | So .... not before the drink, but after? | 14:56 |
*** cemerick_ has joined #yosys | 14:57 | |
shapr | I dunno, even/odd parity seems easy to calculate in my head, but that may not be true for everyone | 14:57 |
shapr | silly question, where do I look for the list of vendors/chips supported by yosys? | 14:58 |
shapr | looks like http://www.clifford.at/icestorm/ isn't the most recent list | 14:58 |
tpb | Title: Project IceStorm (at www.clifford.at) | 14:58 |
shapr | oh wait, here it is? http://www.clifford.at/yosys/faq.html | 14:58 |
tpb | Title: Yosys Open SYnthesis Suite :: Frequently Asked Questions (at www.clifford.at) | 14:58 |
shapr | so ice40, xilinx 7-series, greenpak4, gwi1n/gw2a | 14:59 |
shapr | I was playing shenzhen i/o last night, realized it's not too far off from doing FPGA design | 14:59 |
*** cemerick has joined #yosys | 15:00 | |
*** cemerick_ has quit IRC | 15:03 | |
*** dys has quit IRC | 15:05 | |
*** seldridge has quit IRC | 15:06 | |
*** cemerick_ has joined #yosys | 15:07 | |
*** promach2 has joined #yosys | 15:08 | |
*** promach2 has quit IRC | 15:10 | |
*** cemerick has quit IRC | 15:11 | |
*** cemerick has joined #yosys | 15:11 | |
*** cemerick_ has quit IRC | 15:14 | |
*** seldridge has joined #yosys | 15:26 | |
*** cemerick_ has joined #yosys | 15:46 | |
*** promach__ has joined #yosys | 15:48 | |
*** cemerick has quit IRC | 15:50 | |
*** promach__ is now known as promach2 | 15:56 | |
*** GuzTech has quit IRC | 16:10 | |
*** ravenexp has joined #yosys | 16:26 | |
*** dmin7 has quit IRC | 16:29 | |
*** m_w has quit IRC | 16:34 | |
ZipCPU | shapr: You can also try typing "help" after starting yosys. Then look at the commands that start with "synth" | 16:35 |
ZipCPU | Targets therefore also include the coolrunner2, the eASIC platform, ice40, intel, speedster, and the xilinx 7-series chips. | 16:36 |
ZipCPU | I will say, though, from personal experience that the intel (i.e. altera) support isn't quite up to a usable state (yet). | 16:36 |
*** m_w has joined #yosys | 16:39 | |
*** seldridge has quit IRC | 16:40 | |
shapr | good to know, thanks | 17:01 |
*** dmin7 has joined #yosys | 17:07 | |
*** seldridge has joined #yosys | 17:09 | |
*** promach2 has quit IRC | 17:27 | |
*** cemerick has joined #yosys | 17:33 | |
*** cemerick_ has quit IRC | 17:35 | |
*** cemerick_ has joined #yosys | 17:35 | |
*** cemerick has quit IRC | 17:38 | |
*** _whitelogger has quit IRC | 17:39 | |
*** _whitelogger has joined #yosys | 17:41 | |
*** AlexDaniel has quit IRC | 17:46 | |
awygle | i usually just check the source: https://github.com/YosysHQ/yosys/tree/master/techlibs | 17:58 |
tpb | Title: yosys/techlibs at master · YosysHQ/yosys · GitHub (at github.com) | 17:58 |
*** ar3itrary has quit IRC | 17:59 | |
*** ar3itrary has joined #yosys | 17:59 | |
*** digshadow has quit IRC | 18:06 | |
*** xrexeon has joined #yosys | 18:06 | |
*** ssvb has quit IRC | 18:26 | |
*** digshadow has joined #yosys | 18:30 | |
*** digshadow has quit IRC | 18:33 | |
*** digshadow has joined #yosys | 18:47 | |
*** _whitelogger has quit IRC | 18:57 | |
*** _whitelogger has joined #yosys | 18:59 | |
*** m_t has joined #yosys | 19:19 | |
*** sklv has joined #yosys | 19:21 | |
*** digshadow has quit IRC | 19:42 | |
*** jhol has joined #yosys | 19:49 | |
*** jwhitmore has quit IRC | 19:59 | |
*** digshadow has joined #yosys | 20:20 | |
*** etrig has joined #yosys | 20:40 | |
*** dmin7 has quit IRC | 20:48 | |
*** seldridge has quit IRC | 21:03 | |
*** clifford has quit IRC | 21:03 | |
*** AlexDaniel has joined #yosys | 21:08 | |
*** dys has joined #yosys | 21:20 | |
*** dys has quit IRC | 21:26 | |
*** dys has joined #yosys | 21:33 | |
*** dys has quit IRC | 21:37 | |
*** cemerick_ has quit IRC | 21:56 | |
*** seldridge has joined #yosys | 22:05 | |
*** m_t has quit IRC | 22:18 | |
*** clifford has joined #yosys | 22:20 | |
*** ChanServ sets mode: +o clifford | 22:20 | |
*** cemerick_ has joined #yosys | 22:27 | |
*** seldridge has quit IRC | 22:50 | |
*** cemerick_ has quit IRC | 23:16 | |
cr1901_modern | Today in "Bad TODO lists", I have the following item: | 23:31 |
cr1901_modern | >Yosys | 23:31 |
cr1901_modern | >>Fix view bug | 23:31 |
cr1901_modern | I have no idea what I meant ._. | 23:31 |
cr1901_modern | Clearly I meant the yosys view command, but what was I thinking about? Are there any known bugs w/ "yosys view"? | 23:32 |
cr1901_modern | show* | 23:32 |
ZipCPU | Yeah ... I'm not sure what you meant either. | 23:34 |
cr1901_modern | Well it doesn't really help anyone if I remember finding a bug, but don't remember what it was :( | 23:36 |
cr1901_modern | Wait... I just remembered | 23:40 |
cr1901_modern | It was something azonenberg asked me to look at a few months ago | 23:40 |
* cr1901_modern will have to look thru ##openfpga logs later | 23:42 | |
ZipCPU | :) | 23:42 |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!