| *** tpb has joined #yosys | 00:00 | |
| *** fouric has quit IRC | 00:03 | |
| *** fouric has joined #yosys | 00:04 | |
| *** promach2 has joined #yosys | 00:37 | |
| *** xrexeon has quit IRC | 01:34 | |
| *** promach2 has quit IRC | 01:57 | |
| *** leviathan has joined #yosys | 02:51 | |
| *** wump is now known as wumpus | 03:36 | |
| *** digshadow has quit IRC | 03:49 | |
| *** emeb has quit IRC | 04:08 | |
| *** digshadow has joined #yosys | 04:26 | |
| *** seldridge has quit IRC | 06:02 | |
| *** emeb_mac has quit IRC | 06:03 | |
| *** seldridge has joined #yosys | 06:05 | |
| *** seldridge has quit IRC | 06:09 | |
| *** leviathan has quit IRC | 06:59 | |
| *** jwhitmore has joined #yosys | 07:57 | |
| *** leviathan has joined #yosys | 07:58 | |
| *** jwhitmore has quit IRC | 08:03 | |
| *** promach_ has quit IRC | 08:26 | |
| *** GuzTech has joined #yosys | 08:42 | |
| *** promach_ has joined #yosys | 08:52 | |
| *** jwhitmore has joined #yosys | 08:57 | |
| *** promach_ has quit IRC | 08:58 | |
| *** indy has quit IRC | 09:26 | |
| *** indy has joined #yosys | 09:28 | |
| *** jwhitmore has quit IRC | 09:48 | |
| *** jwhitmore has joined #yosys | 11:54 | |
| *** promach_ has joined #yosys | 12:24 | |
| *** jwhitmore has quit IRC | 12:25 | |
| *** promach_ has quit IRC | 13:07 | |
| *** xrexeon has joined #yosys | 13:26 | |
| *** promach_ has joined #yosys | 13:41 | |
| *** emeb has joined #yosys | 13:49 | |
| *** jpo has joined #yosys | 14:21 | |
| *** seldridge has joined #yosys | 14:23 | |
| *** keesj has quit IRC | 14:46 | |
| *** keesj has joined #yosys | 14:48 | |
| *** jwhitmore has joined #yosys | 15:07 | |
| *** promach__ has joined #yosys | 15:10 | |
| *** promach__ is now known as promach2 | 15:11 | |
| *** AlexDaniel has quit IRC | 15:29 | |
| *** GuzTech has quit IRC | 15:32 | |
| shapr | Does yosys support PolarFire? I'd never heard of 'em before this RISC-V board | 15:32 |
|---|---|---|
| daveshah | shapr: no, but I suspect synthesis for polarfire wouldn't be too hard | 15:36 |
| daveshah | P&R and bitstream generation would be the hard part | 15:37 |
| shapr | this board https://www.prnewswire.com/news-releases/microsemi-and-sifive-launch-hifive-unleashed-expansion-board-enabling-linux-software-and-firmware-developers-to-build-risc-v-pcs-for-the-first-time-300642936.html | 15:37 |
| shapr | that's quite the url | 15:38 |
| shapr | and these FPGAs https://www.microsemi.com/product-directory/fpgas/3854-polarfire-fpgas | 15:38 |
| shapr | daveshah: I have the newbie impression than PnR is the same for all FPGAs | 15:41 |
| shapr | time to learn more | 15:42 |
| shapr | oh wait, of course it would depend on the internal layout | 15:42 |
| daveshah | shapr: although it would be possible to write a generic place and route tool, there isn't really one out there in the same way that Yosys is a generic synthesis tool | 15:42 |
| shapr | I guess I thought that internal layout would be a parameter you hand to the PnR program? | 15:42 |
| daveshah | Exactly | 15:42 |
| daveshah | But the only open tool that works like that is VPR, which is currently only for virtual, theoretical FPGAs | 15:42 |
| daveshah | But there's a big effort to make it support real FPGAs like the ice40 and artix7 too | 15:43 |
| shapr | silly question, is there a standard approach to PnR? I'd guess it uses binary decision diagrams internally? | 15:43 |
| shapr | although I could think of other approaches, BDDs seem easiest | 15:44 |
| awygle | simulated annealing is the traditional approach | 15:44 |
| shapr | hm, does that have issues with local minima? | 15:44 |
| ZipCPU | Yes. | 15:45 |
| awygle | Some yes but it's pretty good. The problem is it's slow. | 15:45 |
| awygle | Or at least, not very parallelizable | 15:45 |
| ZipCPU | ISE has a *horrible* time dealing with (inoperable) local minima. | 15:45 |
| shapr | I think there are better approaches. | 15:46 |
| awygle | There are a few other approaches. Analytic approaches are popular. | 15:46 |
| shapr | I was thinking about prolog-style constraint solving, but I bet that's not much better than simulated annealing, maybe less likely to get stuck in local minima | 15:47 |
| awygle | You're in ##openfpga right? The wiki on github has a list of papers I collected on parallel place and route | 15:47 |
| awygle | Also rqou tried to implement constraint solving for a CPLD and had issues | 15:47 |
| shapr | aha https://github.com/azonenberg/openfpga/wiki/Place-and-Route-Research | 15:48 |
| tpb | Title: Place and Route Research · azonenberg/openfpga Wiki · GitHub (at github.com) | 15:48 |
| shapr | oh that sounds interesting | 15:48 |
| shapr | I think place and route is the same as a bunch of other things, I should really write up a blog post | 15:49 |
| *** m_t has joined #yosys | 15:49 | |
| awygle | I'd be interested in seeing that | 15:50 |
| awygle | azonenberg has an idea about molecular dynamics algorithms for PnR | 15:50 |
| shapr | in the style of fold.it ? | 15:50 |
| awygle | It's ultimately an energy minimization problem | 15:50 |
| shapr | right, but there are a bunch of approaches and I think they're almost all equivalent in function, but different in ease of implementation/execution | 15:51 |
| awygle | Mhm | 15:51 |
| shapr | I think it's the same thing the homomorphic encryption projects use to optimize logic, same as SIMD Within a Register, and others | 15:51 |
| awygle | Huh, I see homomorphic encryption but SWAR doesn't jump out at me | 15:53 |
| awygle | Regardless, I'd love to see the blog | 15:53 |
| awygle | Very relevant to my interests obviously | 15:53 |
| sorear | PnR is interesting because it’s fundamentally geometrical, you need to minimize 2D wire lengths | 15:53 |
| shapr | global minimization of the sum of all wire lengths, with max wire length also minimized | 15:54 |
| shapr | that's a really interesting problem | 15:54 |
| daveshah | you also have to take into account timing paths | 15:55 |
| awygle | Yeah it gets complicated once you add in timing constraints | 15:56 |
| daveshah | there may be different number of blocks in different paths, so just looking at wirelength alone isn't ideal | 15:56 |
| daveshah | afaik this is why arachne-pnr fails in terms of timing | 15:56 |
| awygle | I find it weird that so many tools minimize total wire length. Max seems to be the obvious FoM (in the absence of timing info) | 15:56 |
| daveshah | yeah, I'd like to experiment with the FoM in arachne at some point | 15:57 |
| shapr | What's FoM? | 15:57 |
| daveshah | figure of merit | 15:58 |
| shapr | ah | 15:58 |
| daveshah | to be minimised | 15:58 |
| shapr | would be fun to do a PhD on an FPGA tinkertoy kit | 15:58 |
| shapr | there's too much cool stuff to learn, not enough time | 16:00 |
| sorear | You need to at least constrain total because the chip has a finite amount of wire and routing resources | 16:00 |
| awygle | Yeah but that's not really length either, that's density | 16:03 |
| *** leviathan has quit IRC | 16:46 | |
| *** leviathan has joined #yosys | 16:50 | |
| *** cemerick has joined #yosys | 17:01 | |
| rqou | awygle, shapr: the current CPLD code is still technically formulated as "constraint solving" | 17:15 |
| rqou | it's not naively using a SMT solver anymore though | 17:15 |
| *** promach2 has quit IRC | 17:36 | |
| shapr | price is out for the improved risc-v board, I can't spare $2k after spending $1k on the risc-v board that hasn't arrived yet. | 17:58 |
| shapr | now I wish I'd saved my money for this improved board :-( | 18:03 |
| sorear | AFAIK the new one is not useful if you don’t also have the old one | 18:05 |
| awygle | does the new one have a polarfire on it? | 18:10 |
| shapr | yup | 18:10 |
| shapr | awygle: https://www.crowdsupply.com/microsemi/hifive-unleashed-expansion-board | 18:11 |
| tpb | Title: HiFive Unleashed Expansion Board | Crowd Supply (at www.crowdsupply.com) | 18:11 |
| shapr | that's the new board | 18:11 |
| awygle | polarfires are cool | 18:11 |
| awygle | lots of fast serdes | 18:11 |
| shapr | But no yosys support? | 18:12 |
| shapr | I'm in that lucky position of only using FPGAs for fun, so I don't have to use closed source tools. | 18:12 |
| shapr | sorear: good point, I thought it was an entirely new board | 18:13 |
| awygle | no and not likely to be for a long time imo | 18:17 |
| awygle | microsemi being mostly military/space seems like the kind to get uptight about that kind of thing | 18:17 |
| daveshah | I heard on the grapevine all PolarFile bitstreams are encrypted (by default with a factory key) | 18:20 |
| daveshah | So legal fuzzing (for people in DMCAland at least) may be simply impossible | 18:20 |
| sorear | I read the documentation and can confirm this | 18:21 |
| daveshah | I'm not sure if using your own key would help, if it's a standard algorithm and implementation | 18:23 |
| daveshah | I feel that messing too much with these things could result in a knock on the door... | 18:23 |
| *** AlexDaniel has joined #yosys | 18:23 | |
| awygle | Yeah I think technically if it says "it's aes256" and then you implement aes256, and RE the "program key" process but not the "extract key" process, you'd technically be legally OK, but only technically lol | 18:24 |
| awygle | I personally would not risk it | 18:25 |
| daveshah | Given how many other FPGAs there are to play with, it's just not worth the risk indeed | 18:26 |
| *** dys has joined #yosys | 18:31 | |
| *** [X-Scale] has joined #yosys | 18:31 | |
| *** ralu has quit IRC | 18:31 | |
| *** ralu has joined #yosys | 18:33 | |
| *** X-Scale has quit IRC | 18:34 | |
| *** eightdot_ has quit IRC | 18:34 | |
| *** [X-Scale] is now known as X-Scale | 18:34 | |
| *** eightdot has joined #yosys | 18:34 | |
| sorear | You can supply a custom key; doing so and then REing the cipher (it ain’t aes-gcm) might work when I’m not in freedomland | 18:35 |
| *** cemerick_ has joined #yosys | 18:37 | |
| sorear | PCIe on Xilinx-7 with symbiflow will probably happen first | 18:39 |
| daveshah | Definitely | 18:40 |
| daveshah | Or ECP5... | 18:40 |
| daveshah | But 7 series almost certainly first | 18:40 |
| *** cemerick has quit IRC | 18:41 | |
| daveshah | You could of course do PCIe on an ice40 with a PCI->PCIe bridge | 18:41 |
| daveshah | PCI on an ice40 should be manageable | 18:42 |
| *** dys has quit IRC | 18:42 | |
| shapr | that discussion makes me sad | 18:52 |
| shapr | the DMCA makes me sad | 18:54 |
| *** cemerick has joined #yosys | 19:12 | |
| *** cemerick_ has quit IRC | 19:15 | |
| *** jwhitmore has quit IRC | 19:19 | |
| ZipCPU | shapr: Be glad you are funding open source FPGA design then! | 19:35 |
| *** m_t has quit IRC | 19:44 | |
| *** quigonjinn has quit IRC | 19:49 | |
| *** leviathan has quit IRC | 19:49 | |
| *** quigonjinn has joined #yosys | 19:49 | |
| *** jwhitmore has joined #yosys | 19:58 | |
| shapr | ZipCPU: means I don't want to send in money for this expansion board | 20:02 |
| shapr | also, I corrupted the drive on my novena, gotta reinstall :-( | 20:03 |
| ZipCPU | Smile, it's good for you! :D | 20:03 |
| ZipCPU | shapr: Have you seen my most recent video demo? | 20:03 |
| shapr | nope, link? | 20:03 |
| ZipCPU | https://github.com/ZipCPU/vgasim | 20:04 |
| tpb | Title: GitHub - ZipCPU/vgasim: A Video display simulator (at github.com) | 20:04 |
| ZipCPU | I added a memory reader to the video generator, so it can now display anything stored in memory. | 20:04 |
| shapr | wow, nifty | 20:04 |
| ZipCPU | While it's not implemented in an FPGA (yet), the code is ready for an FPGA as the next step. | 20:05 |
| *** jwhitmore has quit IRC | 20:24 | |
| *** sklv has quit IRC | 20:27 | |
| *** sklv has joined #yosys | 20:28 | |
| *** cemerick has quit IRC | 21:17 | |
| *** dxld has quit IRC | 21:19 | |
| *** jwhitmore has joined #yosys | 21:32 | |
| *** jwhitmore has joined #yosys | 21:59 | |
| *** seldridge has quit IRC | 22:00 | |
| *** dxld has joined #yosys | 22:02 | |
| *** jwhitmore has quit IRC | 22:07 | |
| *** jwhitmore has joined #yosys | 22:21 | |
| *** jwhitmore has quit IRC | 22:34 | |
| *** xrexeon has quit IRC | 22:51 | |
| *** seldridge has joined #yosys | 23:03 | |
| *** sklv has quit IRC | 23:22 | |
| *** dxld has quit IRC | 23:48 | |
| *** dxld has joined #yosys | 23:50 | |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!