| *** tpb has joined #vtr-dev | 00:00 | |
| *** digshadow has quit IRC | 03:23 | |
| *** digshadow has joined #vtr-dev | 03:42 | |
| *** digshadow has quit IRC | 15:29 | |
| mithro | kem_: any ideas what is causing that issue? | 15:51 |
|---|---|---|
| mithro | I didn't really get a chance to dig into it yesterday, but I'm hoping I'll get some time today | 15:52 |
| mithro | kem_: the architecture seems so simple that it's hard for me to understand why it doesn't work | 15:55 |
| mithro | kem_: my gut feeling is that it has something to do with .input / .output | 15:57 |
| mithro | As the original bug I was trying to track down was why I'm ending up with a rr_graph node with no edges in the IO blocks | 15:58 |
| mithro | (it seemed like it was putting all the edges on the following rr_node...) | 15:58 |
| *** digshadow has joined #vtr-dev | 16:39 | |
| *** digshadow has quit IRC | 17:40 | |
| *** awygle has quit IRC | 17:41 | |
| *** awygle has joined #vtr-dev | 17:42 | |
| *** digshadow has joined #vtr-dev | 18:13 | |
| kem_ | mithro: I'm looking into it. I agree it may have to do with inputs/outputs blocks since they lack an input/output pin. However why it shows up in this case (and not in other architectures) is what I don't know yet. | 18:17 |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!