| *** tpb has joined #vtr-dev | 00:00 | |
| *** vtrbot has quit IRC | 00:08 | |
| *** vtrbot has joined #vtr-dev | 00:09 | |
| *** vtrbot has quit IRC | 00:15 | |
| *** vtrbot has joined #vtr-dev | 00:21 | |
| mithro | What does Warning 2: Logic block #2 (di) has only 1 input pin 'di.I[0]' -- the whole block is hanging logic that should be swept. - mean? | 00:51 |
|---|---|---|
| *** digshadow has quit IRC | 03:17 | |
| *** digshadow has joined #vtr-dev | 03:36 | |
| kem_ | mithro: It means VPR thinks that, since the block has no output, might be 'useless' logic (which has no effect since it doesn't fan-out anywhere) and could be removed | 13:32 |
| mithro | kem_: Morning | 15:24 |
| kem_ | mithro: Hey! | 15:25 |
| mithro | kem_: FYI - The reason I moved to tiles with just an input and output was because I was trying to track down this rr_node without any edges issue | 15:26 |
| kem_ | mithro: Sure, you were just the first person to give that a try which found another bug (now fixed) | 15:27 |
| mithro | kem_: As the rr_node without any edges seemed associated with the input/output blocks | 15:28 |
| mithro | my curent theory is that somewhere is treating IO block specially and doing something weird | 15:28 |
| kem_ | mithro: That was historically the case, so it seems very plausible to me | 15:29 |
| mithro | but again I haven't really had the time I would like to dig into the issue | 15:29 |
| kem_ | mithro: Is this related to https://github.com/verilog-to-routing/vtr-verilog-to-routing/issues/277 ? | 15:30 |
| tpb | Title: Long tall FPGA seems to have issues causing unconnected routing · Issue #277 · verilog-to-routing/vtr-verilog-to-routing · GitHub (at github.com) | 15:30 |
| mithro | kem_: Unsure - but I would like to get that one fixed too :-P | 15:30 |
| kem_ | mithro: Its on the list, but I'm not sure when I'll get to it :) | 15:31 |
| mithro | kem_: I've got some one block wide and one block tall test cases that I would like to submit sometime soon | 15:31 |
| mithro | Today I have to work on a presentation for https://www.meetup.com/Hardware-Developers-Didactic-Galactic/events/248641204/ however | 15:32 |
| tpb | Title: HDDG 28: Optics and FPGAs | Hardware Developers Didactic Galactic! (San Francisco, CA) | Meetup (at www.meetup.com) | 15:32 |
| kem_ | mithro: Also VTR meeting today as well, right? | 15:34 |
| mithro | kem_: Yeap! | 15:35 |
| mithro | In like 1.5 hours right? | 15:35 |
| kem_ | mithro: Yes, 1pm Eastern is what I have down | 15:40 |
| mithro | great! | 15:45 |
| *** digshadow has quit IRC | 19:05 | |
| *** digshadow has joined #vtr-dev | 21:12 | |
| *** digshadow has quit IRC | 21:25 | |
| *** digshadow has joined #vtr-dev | 22:20 | |
| *** digshadow has quit IRC | 22:31 | |
| *** digshadow has joined #vtr-dev | 22:54 | |
| *** vtrbot has quit IRC | 23:38 | |
| *** vtrbot has joined #vtr-dev | 23:45 | |
| *** vtrbot has quit IRC | 23:50 | |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!