| *** tpb has joined #symbiflow | 00:00 | |
| *** perillamint_ has joined #symbiflow | 02:14 | |
| *** perillamint has quit IRC | 02:16 | |
| *** _whitelogger has quit IRC | 06:24 | |
| *** _whitelogger has joined #symbiflow | 07:34 | |
| *** _whitelogger has quit IRC | 07:36 | |
| *** _whitelogger has joined #symbiflow | 08:23 | |
| *** _whitelogger_ has joined #symbiflow | 08:23 | |
| *** _whitelogger__ has joined #symbiflow | 08:23 | |
| *** _whitelogger___ has joined #symbiflow | 08:23 | |
| *** _whitelogger____ has joined #symbiflow | 08:23 | |
| *** kraiskil has joined #symbiflow | 09:37 | |
| kraiskil | Is there a tutorial for end-users on how to get a 'hello world'-led blinker project done? | 09:42 |
|---|---|---|
| daveshah | kraiskil: what FPGA family? | 09:46 |
| digshadow | GuzTech: have you looked at the existing iob fuzzer? | 10:07 |
| digshadow | Iirc there were some issues once multiple attributes are changed | 10:08 |
| kraiskil | daveshah, Xilinx - I have a zybo | 10:12 |
| kraiskil | why, are the flows that different? | 10:12 |
| daveshah | Yes, in particular the current Xilinx flow is very experimental (I don't know much about it though) | 10:13 |
| digshadow | I like the phrase experimental | 10:24 |
| noopwafel | I assume I just pick the default options in the WebPACK installer? i.e. no DSP/SDK | 11:16 |
| noopwafel | trying to clear up enough disk space reveals I have an existing full install of 2017.2, so that solves that | 11:20 |
| GuzTech | digshadow: I did, but it seemed a bit confusing to me. | 11:48 |
| GuzTech | Why does top.v use a 256-bit shift register connected to an IOB that has no output connected? Even though the KEEP attribute is there, it is still optimized away. | 11:49 |
| GuzTech | My toplevel file just instantiates 1 OBUFT with a specific drive strength. No clock, no strobe, no shift register, just connect pin di to do using an OBUFT, and that gets me some diffs (strength 4, 8, 12, and 16 for LVCMOS33). | 11:50 |
| GuzTech | The IOB fuzzer seems incomplete, so I looked at the lutinit one which should be simple enough, and after diffing, segmaker is used but I couldn't quite figure out how to get that working or what it does exactly. | 11:51 |
| GuzTech | Then again, I didn't spend that much time on it (begin new year's eve and all). | 11:52 |
| GuzTech | Happy new year peeps! | 11:52 |
| *** kraiskil_ has joined #symbiflow | 12:24 | |
| *** kraiskil has quit IRC | 12:25 | |
| noopwafel | digshadow: so artix7 is GTP (explains why no GTX) -> the primitives are GTP_CHANNEL_n. they look fun. am going to need more coffee. | 12:33 |
| digshadow | noopwafel: yeah that sounds about right...I think I mentioned I don't remember the details of the IO options on 7 series | 12:33 |
| digshadow | noopwafel: let me know if you need help to get started | 12:34 |
| digshadow | White is whitelogger multiplying | 12:38 |
| digshadow | why is | 12:40 |
| *** perillamint_ has quit IRC | 12:44 | |
| *** dbe_ has joined #symbiflow | 13:40 | |
| *** kraiskil_ has quit IRC | 13:50 | |
| dbe_ | Anyone alive? | 14:17 |
| sorear | it’s new year’s day | 14:19 |
| digshadow | dbe_: going to run the turing test on us? | 14:41 |
| dbe_ | hi guys, I was just curious if someone is here. I saw some very interesting talks on the 35c3 and would like to help with the project. | 14:48 |
| digshadow | dbe_: did a specific part of the project catch your interest? | 14:49 |
| digshadow | noopwafel: you are probably past this now, but default installation is fine | 14:50 |
| dbe_ | I would like to work on the bitstreams for altera devices (as a distant goal), but should probably begin with writing tests, documentation and some light python coding | 14:51 |
| digshadow | dbe_: do you have a specific interest in altera? Have you used their devices a lot? | 14:54 |
| dbe_ | I've dabbled some with altera CPLDs and FPGAs (all low cost ones) and have access to some altera evaluation boards. Well and I liked the Quartus Software much more than the Xilinx-counterpart | 14:57 |
| digshadow | mithro: we have a mailing list right? trying to find it | 15:00 |
| mithro | Yes | 15:00 |
| digshadow | going to e-mail MMCM guy, I have a thought on one of the behaviors we saw | 15:00 |
| mithro | https://lists.librecores.org/listinfo | 15:00 |
| tpb | Title: lists.librecores.org Mailing Lists (at lists.librecores.org) | 15:00 |
| digshadow | ah? there is a prjxray specific list | 15:01 |
| digshadow | dbe_: there is an altera FPGA project by rqou. I'm not sure the current state of it though: https://github.com/rqou/project-chibi | 15:03 |
| tpb | Title: GitHub - rqou/project-chibi (at github.com) | 15:03 |
| digshadow | or CPLD maybe? | 15:04 |
| digshadow | yeah Altera Max V CPLD | 15:04 |
| *** inquisitiv3 has joined #symbiflow | 15:04 | |
| digshadow | dbe_: what Xilinx software did you use? ISE or Vivado? IMHO Vivdado is much nicer than ISE | 15:04 |
| dbe_ | digshadow: I think I used both. I switched to a more powerful PC so maybe it's an non-issue now. And as I said, I'm not narrowly interested in only altera related work, especially in the beginning. | 15:07 |
| digshadow | dbe_: I would encourage you to work with an existing project if that also interests you. We are still trying to get critical mass on a lot of these parts | 15:08 |
| digshadow | Good options would be Xilinx 7 series (contact me or mithro) or Lattice ECP5 work (contact daveshah) | 15:09 |
| dbe_ | oh, what about the 2070(?) project? I didn't find it on the website but mithro told us, that that project would be a good startingpoint for beginners | 15:10 |
| digshadow | These both have significant momentum behind them...not just at the bitstream level, but also related synthesis and PnR | 15:10 |
| mithro | dbe_: You mean the xc2064? | 15:10 |
| dbe_ | or yeah | 15:10 |
| dbe_ | oh | 15:10 |
| digshadow | dbe_: oh yeah, project 2064. Thats sort of a hobby project of mine (and Ken S as well) | 15:10 |
| digshadow | We have a lot of docs from Ken now that need to be crunched on | 15:10 |
| digshadow | Although less directly applicable than the others, it would be a good demo project to help people understand the process | 15:11 |
| digshadow | I also know someone interested in understanding some apple 2 peripherals, so there is a cool factor there | 15:11 |
| dbe_ | digshadow: what are the requirements to work on the docs from ken? | 15:11 |
| digshadow | (or maybe amiga...need to check) | 15:12 |
| digshadow | dbe_: I'd like to see a bitstream disassembler, ideally bitstream to verilog | 15:12 |
| digshadow | mithro: are those docs public? | 15:12 |
| digshadow | I have a copy, I can ask ken if I can give them out | 15:12 |
| mithro | dbe_: The bitstream is pretty well understood | 15:13 |
| inquisitiv3 | Is Symbiflow a temporary name, or are it going to be kept? | 15:13 |
| mithro | https://github.com/shirriff/xc2064 | 15:13 |
| tpb | Title: GitHub - shirriff/xc2064: Reverse engineering the XC2064 FPGA (at github.com) | 15:13 |
| mithro | inquisitiv3: we might do a rebrand sometime this year depending on a couple of things - why? | 15:14 |
| digshadow | mithro: theres more than that | 15:14 |
| digshadow | there was google doc with a bunch of complimentary info I think? | 15:14 |
| mithro | digshadow: Not sure how relevant that information is? | 15:15 |
| mithro | cr1901_modern started working on Verilog simulation models | 15:16 |
| digshadow | mithro: do you believe ken's docs are complete? | 15:16 |
| digshadow | in the github repo | 15:17 |
| mithro | https://github.com/cr1901/symbiflow-arch-defs/tree/xc20xx/xc20xx/primitives | 15:17 |
| tpb | Title: symbiflow-arch-defs/xc20xx/primitives at xc20xx · cr1901/symbiflow-arch-defs · GitHub (at github.com) | 15:17 |
| digshadow | hmm had not seen cr1901s repo there | 15:17 |
| inquisitiv3 | mithro: I saw that symbiflow.io and symbiflow.org was free, so I wondered if noone had bothered to purchase the domain or of there's going to be a rebranding. | 15:19 |
| dbe_ | mithro: I heard you are the guy to talk to when one would like to contribute to the project. Is there any work for a beginner left to do on the Xilinx 7 series part of the project? | 15:33 |
| mithro | dbe_: Yes! Still heaps to do, depending on what you are "beginner" at | 15:33 |
| *** mgielda has joined #symbiflow | 15:33 | |
| mithro | dbe_: If you know Python already, there is *heaps* you can do | 15:36 |
| dbe_ | mithro: well I'm an EE with some python experience (mostly data acquisition and analysis) and have a tiny bit of experience using myhdl+Quartus. I wanted to check out nMigen next but was distracted by your 35c3 talk. I could also help with testing and documentation, but as a non-native speaker my English is meh | 15:36 |
| inquisitiv3 | mithro: Btw, I would like to thank you for your talk at CCC. It was great! | 15:41 |
| mithro | inquisitiv3: Thanks! | 15:42 |
| inquisitiv3 | I didn't understand most of it, but it got me interested in FPGAs | 15:42 |
| *** dzamlo has joined #symbiflow | 16:01 | |
| *** testperson has joined #symbiflow | 16:14 | |
| *** rahix has joined #symbiflow | 16:52 | |
| *** perillamint_ has joined #symbiflow | 16:54 | |
| *** rahix has quit IRC | 17:09 | |
| *** Rahix has joined #symbiflow | 17:17 | |
| *** citypw has quit IRC | 17:27 | |
| *** testperson has quit IRC | 17:38 | |
| *** citypw has joined #symbiflow | 17:40 | |
| *** dbe_ has quit IRC | 17:59 | |
| *** mgielda has quit IRC | 18:09 | |
| *** Timm_ has joined #symbiflow | 18:19 | |
| *** Timm_ has quit IRC | 21:11 | |
| *** sxpert has joined #symbiflow | 22:09 | |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!