Thursday, 2021-03-11

*** tpb has joined #litex00:00
*** pftbest has quit IRC00:19
*** pftbest has joined #litex00:39
*** miek has quit IRC00:43
*** pftbest has quit IRC00:44
*** lf has quit IRC00:52
*** lf has joined #litex00:52
*** miek has joined #litex00:56
*** futarisIRCcloud has joined #litex01:21
*** mikeK_de1soc has joined #litex01:23
*** CarlFK has quit IRC01:29
*** TMM has quit IRC02:14
*** TMM has joined #litex02:15
*** _franck_1 has joined #litex02:32
*** _franck_ has quit IRC02:36
*** Bertl_oO has quit IRC02:36
*** _franck_1 is now known as _franck_02:36
*** Bertl_oO_ has joined #litex02:36
*** Degi_ has joined #litex02:59
*** Degi has quit IRC03:01
*** Degi_ is now known as Degi03:01
*** futarisIRCcloud has quit IRC03:31
*** mikeK_de1soc has quit IRC03:49
*** Bertl_oO_ is now known as Bertl_zZ05:07
*** rozpruwacz has joined #litex06:30
*** kgugala has joined #litex06:32
*** kgugala_ has quit IRC06:35
*** rozpruwacz has quit IRC06:45
*** rozpruwacz has joined #litex06:46
keesjzyp: what is luna?07:38
geertukeesj: https://luna.readthedocs.io/en/latest/index.html07:44
tpbTitle: LUNA: USB Multitool and Gateware Library LUNA documentation (at luna.readthedocs.io)07:44
*** pftbest has joined #litex07:48
*** kgugala has quit IRC07:58
*** kgugala has joined #litex07:58
shornesomlo: FYI, on my board it seems I am reproducing the block transfer timeout even under the bios, hence sdcard booting is failing, adding printfs in the right place seems to fix it, but not a good solution: https://github.com/enjoy-digital/litex/blob/master/litex/soc/software/liblitesdcard/sdcard.c#L485-L490  (add printfs before each of these calls)08:15
shorneI am doing litescope tracing, and have a paper tracing the hole sdcard wiring to understand which wires best to probe, its taken me some time.08:17
*** pftbest has quit IRC08:19
*** pftbest has joined #litex08:19
keesjwow... nice... I used the greatfet in my last security project with great effect but with the hardwork of putting this in migem some funky stuff will be possible09:17
_florent_zyp: nice!10:31
_florent_shorne: If you have a  minimal repro on arty, I can also try to investigate on this.10:33
zyptried hooking up a pair of ACM streams to the bios uart, and it's almost working: https://bin.jvnv.net/file/IGTkx.png :)10:33
zyplooking into where I'm dropping bytes now10:33
_florent_zyp: How are you connecting it to the BIOS? Just with a UART module and connecting the sink/source streams to the ACM streams?10:35
zyp--uart-name stream, and then hooking up self.uart.sink and self.uart.source10:36
tmbinczyp: very nice!10:40
tmbinc_florent_: on SDS1104X-E, is the ULPI accessible from PL, do you know?10:41
tmbincor is that on MIO?10:41
_florent_zyp: ok thanks, that's similar then. The behaviour could be a bit similar with self.user.source.ready not connected (and always 1), but I assume it is :) so that's probably  something else...10:42
_florent_self.user.source/self.uart.source10:43
_florent_tmbinc: Sorry i don't know it but that would indeed be nice if accessible from the PL10:44
tmbincIt would also solve the situation on the SLA1016, which doesn't have ethernet (by default)10:44
tmbincbut to be fair, one could just add a UART on some pins somewhere...10:44
tmbincit would also be interesting to have a wishbone-over-USB link :)10:45
tmbincCan LUNA do that already?10:45
_florent_tmbinc: BTW, sorry, I've been a bit busy with other things, I haven't yet been able to play with the ADC capture on the SDS1104X-E10:45
tmbincyeah no worry, I'm busy as hell as well :)10:45
tmbincThis project sat idle for 3y+ before10:46
tmbincIt will survive a few more years10:46
tmbincThe SLA1016 though I'm really interested in getting alive because it would solve a real issue for me (namely that all my logic analyzers suck)10:46
tmbincWhereas scope-wise I'm equipped relatively well (and to be fair, the Siglent firmware isn't _that_ bad)10:47
_florent_For the SLA1016, while seeing you picture I was also wondering about ethernet10:47
_florent_is it possible to add it easily?10:47
tmbincI think so - I think it's "just" missing the PHY and passives10:48
tmbincand the jack of course10:48
tmbincI think it's 100MBit/s only again though10:48
tmbincso maybe just making a USB breakout board/cable may not be a bad idea10:48
tmbincMaybe even to USB host, and then ethernet10:48
_florent_ok, with LiteICLink (https://github.com/enjoy-digital/liteiclink) it's possible to bridge wishbone in separate SoCs/Boards and it should probably be possible to run it over the SBUS connector10:50
_florent_So connected to the SDS1104X it should probably be possible to just bridge the SDS1104X's wishbone bus to SLA1016's wishbone bus and just control the SLA1016 as we are controlling the SDS1104X10:51
*** Bertl_zZ is now known as Bertl10:51
tmbincAh, not using USB then, but the differential IOs?10:56
tmbincDid you see http://me.elitedvb.net/s/66ed5kBjgykrYFN ? (rough pinout description)10:57
tpbTitle: Nextcloud (at me.elitedvb.net)10:57
tmbincTL;DR it's ~6.8V power, USB, 3 diff pairs for which one is used for refclk (25MHz), trig in, and one unknown (likely trig out), as well as a few single ended IOs10:58
tmbincThe SBUS cable is 1:1 except for pin 4 and 7 swapped, so a regular HDMI cable won't work10:59
tmbinc(Plus a regular HDMI cable would not have the right pairs)10:59
_florent_Thanks interesting, USB would probably be more interesting in standalone and LiteICLink when coupled with another board11:35
*** pftbest has quit IRC11:36
*** pftbest has joined #litex11:36
*** FFY00_ has quit IRC11:40
*** pftbest_ has joined #litex12:14
*** pftbest has quit IRC12:18
*** TMM has quit IRC12:27
*** TMM has joined #litex12:27
*** FFY00_ has joined #litex12:51
*** Claude has quit IRC13:03
*** rektide has joined #litex13:06
*** acathlaway has joined #litex13:07
*** acathla has quit IRC13:07
*** vup has quit IRC13:07
*** rektide_ has quit IRC13:07
*** vup has joined #litex13:08
*** Claude has joined #litex13:13
*** acathlaway is now known as acathla13:18
*** rj has joined #litex13:58
somloshorne: it makes sense that *timing* differences will trigger (or mask) the symptoms; it's just that when I tried to force the symptoms in the bios (by sprinkling extra delay loops into liblitesdcard/sdcard.c) I was unsuccessful; with Litex/Rocket I can only see it under Linux...14:50
*** Bertl is now known as Bertl_oO15:30
*** rozpruwacz1 has joined #litex16:06
*** rozpruwacz has quit IRC16:08
*** rozpruwacz1 has quit IRC16:10
*** rozpruwacz has joined #litex16:11
*** mikeK_de1soc has joined #litex16:11
*** rozpruwacz has quit IRC16:16
*** rozpruwacz has joined #litex16:39
*** rozpruwacz has quit IRC17:11
*** mikeK_de1soc has quit IRC17:18
*** rozpruwacz has joined #litex17:21
*** shorne has quit IRC18:05
*** pftbest_ has quit IRC18:41
*** pftbest has joined #litex18:44
*** cr1901_modern has quit IRC19:02
*** rj has quit IRC19:15
zypI didn't realize the entirety of luna ran in the usb phy domain, adding cdc to the streams solved the problem: https://bin.jvnv.net/file/gw6KE.png :)19:41
*** pftbest has quit IRC20:09
*** pftbest has joined #litex20:10
*** shorne has joined #litex20:26
*** rj has joined #litex20:26
*** rj has quit IRC20:55
*** rj has joined #litex20:58
*** rj has quit IRC21:40
*** shorne has quit IRC21:43
*** shorne has joined #litex21:43
*** rj has joined #litex21:45
*** cr1901_modern has joined #litex22:14
*** lkcl_ has quit IRC22:17
*** shorne has quit IRC22:19
*** rj has quit IRC22:22
*** rj has joined #litex22:26
*** lkcl_ has joined #litex22:30
*** rj has quit IRC23:06
*** rj has joined #litex23:10
*** rozpruwacz has quit IRC23:18
*** rozpruwacz has joined #litex23:19
*** rj has quit IRC23:35
*** rj has joined #litex23:37
*** shorne has joined #litex23:40

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!