Friday, 2021-02-26

*** tpb has joined #litex00:00
*** lf_ has quit IRC00:09
*** lf has joined #litex00:09
*** _whitelogger has quit IRC01:39
*** _whitelogger has joined #litex01:41
*** kgugala has quit IRC01:48
*** kgugala has joined #litex03:22
*** Degi_ has joined #litex03:24
*** Degi has quit IRC03:27
*** Degi_ is now known as Degi03:27
*** lkcl has quit IRC03:31
*** lkcl has joined #litex03:45
*** _whitelogger has quit IRC04:27
*** _whitelogger has joined #litex04:29
*** proteusguy has joined #litex06:13
*** TMM has quit IRC06:33
*** TMM has joined #litex06:33
*** Bertl_oO is now known as Bertl_zZ06:43
*** dayjaby has quit IRC07:02
*** indy_ is now known as indy08:09
*** lkcl has quit IRC09:59
*** lkcl has joined #litex10:12
*** futarisIRCcloud has quit IRC10:27
*** tecneecs has joined #litex11:25
*** futarisIRCcloud has joined #litex12:22
*** mikeK_de1soc has joined #litex12:24
*** tecneecs has quit IRC13:33
*** Bertl_zZ is now known as Bertl14:14
*** mikeK_de1soc has quit IRC14:25
*** jimbzy_ is now known as jimbzy14:36
*** futarisIRCcloud has quit IRC14:41
*** futarisIRCcloud has joined #litex15:57
*** kgugala has quit IRC17:41
*** kgugala has joined #litex17:41
*** dayjaby has joined #litex18:30
*** andrewb1999 has joined #litex18:51
*** TMM has quit IRC19:36
*** TMM has joined #litex19:36
*** lkcl has quit IRC20:06
*** andrewb1999 has quit IRC20:09
nickoe_florent_: Hi. Did you see my comment in https://github.com/enjoy-digital/litex/issues/712#issuecomment-786304560 ?20:14
dayjabyNice, feel free to create a pull request with that :)20:17
*** lkcl has joined #litex20:19
*** Bertl is now known as Bertl_oO20:28
*** Guest79985 has joined #litex20:53
*** JJJollyjim has joined #litex20:55
nickoedayjaby: Well, I have not idea if that hides other problems or not21:29
nickoeI don't get this, in my vcd output file from my simlation I can't get the leds , but a friend of mine do get it! :O22:04
nickoeAnyone who can try it ouy? https://github.com/nickoe/litex-boards/tree/mars_ax3_sim22:04
nickoeto to the targets dir22:04
nickoegenerate a demo.bin22:04
nickoe./mars_ax3_sim_litex.py --with-sdram --sdram-init=demo.bin --with-analyzer --trace22:05
nickoeeven though I have read through https://github.com/enjoy-digital/litex/wiki/Use-LiteScope-To-Debug-A-SoC a couple of times. I still struggle to understand what I can give to the analyzer_signals22:46
somlo32-bit CSR data width support has landed upstream -- thanks again shorne_ ! (https://github.com/torvalds/linux/commit/a3905af5be36b9aa9f17657a02eeb2a08e939c13)23:09
nickoesomlo: What does that mean?23:09
nickoeI thought the registers were always 32 bit for a 32 bit riscv?23:10
somlothis also means that https://github.com/litex-hub/linux/tree/litex-rebase is now limited to containing device drivers only (https://github.com/torvalds/linux/compare/master...litex-hub:litex-rebase)23:11
somlonickoe: in LiteX, "CSR" is slang for an MMIO device register (not to be confused with risc-v CSRs, which are a rather different thing altogether)23:12
nickoeah, ok23:12
nickoebut meh, I am just stuck with my simulation here23:13
somlonickoe: https://github.com/enjoy-digital/litex/wiki/CSR-Bus for the gory details :)23:14
nickoeI a not sure I have the brainwidth to consume that right now23:18
somloI sympathize with that -- it's been a LOOONG February, glad it's almost over :)23:19
*** dayjaby has quit IRC23:33

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!