Thursday, 2021-02-25

*** tpb has joined #litex00:00
dayjabynickoe I managed to get it to run in Renode (instead of lxsim). Maybe that serves its purpose for you? I documented it in https://github.com/dayjaby/litex-experiments00:05
*** lf has quit IRC00:09
*** lf has joined #litex00:10
*** david-sawatzke[m has quit IRC00:22
*** david-sawatzke[m has joined #litex00:24
*** rj has quit IRC00:28
*** dayjaby has quit IRC00:42
*** mikeK_de1soc has quit IRC00:45
*** TMM has quit IRC00:48
*** TMM has joined #litex00:49
*** rj has joined #litex01:07
*** CarlFK has quit IRC02:02
*** mikeK_de1soc has joined #litex02:16
*** futarisIRCcloud has joined #litex02:58
*** mikeK_de1soc has quit IRC03:05
*** Degi has quit IRC03:27
*** Degi has joined #litex03:30
*** lkcl has quit IRC03:37
*** lkcl has joined #litex03:50
*** cr1901_modern has quit IRC04:04
*** rj has quit IRC04:11
*** Bertl_oO is now known as Bertl_zZ04:32
*** dayjaby has joined #litex07:22
*** kgugala has quit IRC07:24
*** kgugala has joined #litex07:24
*** dayjaby has quit IRC07:33
_florent_Hi nickoe, I just made some changes to litex_sim to have the same behaviour between --ram-init and --sdram-init08:11
_florent_you can now just do:08:11
_florent_litex_sim --with-sdram08:12
_florent_litex_bare_metal_demo --build-path=build/sim08:12
_florent_litex_sim --with-sdram --sdram-init=demo.bin08:12
_florent_and it will load demo.bin and jump to it08:13
*** tmbinc has joined #litex08:26
*** rozpruwacz has joined #litex08:57
*** rozpruwacz has quit IRC08:59
nickoe_florent_: Ahh cool. That does see to work now! :)09:21
nickoedaddesio: Also cool with the renode stuff, but can I do co-simulatio with own modules with that setup?09:21
nickoe_florent_: I am not sure why, but when running the donut in the simulation I only appear to get on frame before it exits back to the prompt in the app09:23
_florent_nickoe: it indeeds seems to be receiving a character and exits09:24
nickoeIs that a bug in the serial2console module that I assume is used there.09:25
nickoe?09:25
_florent_This would need to be analyzed, this could be due to a \n to \n\r convertion, I'll have a closer look09:36
*** Degi_ has joined #litex09:55
*** feldim2425_ has joined #litex09:57
*** TMM__ has joined #litex09:58
*** jimbzy_ has joined #litex10:01
*** Degi has quit IRC10:03
*** TMM has quit IRC10:03
*** feldim2425 has quit IRC10:03
*** jimbzy has quit IRC10:03
*** Degi_ is now known as Degi10:03
*** feldim2425_ is now known as feldim242510:03
*** Bertl_zZ is now known as Bertl11:51
*** cr1901_modern has joined #litex12:18
*** kgugala_ has joined #litex12:31
*** kgugala has quit IRC12:31
*** indy has quit IRC12:33
*** indy has joined #litex12:48
*** TMM__ is now known as TMM13:22
*** mikeK_de1soc has joined #litex14:02
*** rj has joined #litex14:36
*** tester has joined #litex15:06
*** CarlFK has joined #litex16:36
*** przm has joined #litex18:10
*** przm is now known as tecneecs18:22
*** mikeK_de1soc has quit IRC18:44
*** dayjaby has joined #litex18:58
nickoe_florent_: Why is it that the --sdram-init does not support boot.josn? It appears to be calling get_mem_data() as the parameters to SimSoC and it appers to load the files into the data that it returns.19:31
nickoeBut sure, when I boot it appears to not boot anyting after liftoff.19:32
nickoe(with the skip init constant of course)19:42
nickoe_florent_: What is the point of the --with-analyzer on lxsim? I thought it was a replacement for https://github.com/enjoy-digital/litex/wiki/Use-LiteScope-To-Debug-A-SoC#use-the-analyzer19:55
*** Bertl is now known as Bertl_oO19:58
nickoeBut when I run it with: "lxsim --with-sdram --sdram-init=demo.bin --gtkwave-savefile --with-analyzer"  I get, https://dpaste.com/3JJSGPGLM  after I interrup the simulation.20:01
tpbTitle: dpaste: 3JJSGPGLM (at dpaste.com)20:01
nickoeOk adding --trace did put stuff in the vcd file at lesat20:03
nickoeWhy does it ask for a password when I run with --with-etherbone ?20:12
dayjabyBecause it creates a local network interface, like tap0, which can only be done as root20:13
dayjabycheck `ifconfig` to see the IP addresses. it should show tap0 with 192.168.1.100 and you can try to ping 192.168.1.50 (which did not work for me with lxsim tho)20:14
nickoedayjaby: The guide says to use lxserer on .51,   "litex_server --udp --udp-ip=192.168.1.51"20:26
nickoeI just tried to add the LedChaser to the sim example.20:26
nickoehttps://github.com/nickoe/litex-boards/blob/07a7464bbc3b418e3ec4c019515e6d0fffae4530/litex_boards/targets/mars_ax3_sim_litex.py#L30420:30
*** anuejn_ has joined #litex20:36
*** benh_ has joined #litex20:37
*** feldim2425_ has joined #litex20:37
*** awygle has quit IRC20:37
*** scientes_ has quit IRC20:37
*** benh has quit IRC20:37
*** Stary has quit IRC20:37
*** nickoe_ has joined #litex20:37
*** scientes has joined #litex20:37
*** indy has quit IRC20:37
*** nickoe has quit IRC20:37
*** anuejn has quit IRC20:37
*** Degi has quit IRC20:37
*** [Matt] has quit IRC20:37
*** lf_ has joined #litex20:37
*** SpaceCoaster has quit IRC20:37
*** awygle has joined #litex20:37
*** [Matt] has joined #litex20:37
*** dkozel has joined #litex20:37
*** SpaceCoaster has joined #litex20:37
nickoe_dayjaby: you there? I feel off freenode20:37
*** felix__ has joined #litex20:37
dayjabyye, the disconnects here can get annoying :P20:37
*** st-gourichon-fid has quit IRC20:37
*** lf has quit IRC20:37
*** Stary has joined #litex20:38
*** st-gourichon-fid has joined #litex20:38
*** ric96 has quit IRC20:38
*** CarlFK[m] has quit IRC20:38
*** Degi has joined #litex20:39
nickoe_dayjaby: Can you example https://github.com/dayjaby/litex-experiments   simulate custom hardware, such as the LedChaser as an example?20:39
nickoe_And get vcd traces out?20:39
*** sajattack[m] has quit IRC20:39
*** disasm[m] has quit IRC20:39
dayjabylet me check20:39
*** ric96 has joined #litex20:40
*** xobs has quit IRC20:40
*** jevinskie[m] has quit IRC20:40
*** apolkosnik[m] has quit IRC20:40
*** shoragan[m] has quit IRC20:40
*** dkozel_ has quit IRC20:40
*** nickoe_ is now known as nickoe20:41
*** indy_ has joined #litex20:41
*** x56_ has joined #litex20:41
*** shenki_ has joined #litex20:41
*** david-sawatzke[m has quit IRC20:42
*** leons has quit IRC20:42
*** feldim2425 has quit IRC20:42
*** feldim2425_ is now known as feldim242520:42
*** shenki has quit IRC20:42
*** tumbleweed has quit IRC20:42
dayjabyappearently with something like https://github.com/antmicro/renode-verilator-integration it's possible (check https://renode.io/news/renode-verilator-hdl-co-simulation/).20:42
tpbTitle: Co-simulating HDL models in Renode with Verilator (at renode.io)20:42
*** tumbleweed_ has joined #litex20:42
*** tumbleweed_ is now known as tumbleweed20:43
*** felix_ has quit IRC20:43
*** x56 has quit IRC20:43
*** jryans has quit IRC20:43
*** promach3 has quit IRC20:43
nickoedayjaby: I am not so god at the verilog simluation instrumentation thing, I mean the cpp file. So I was hoping there was a more magic way that I could use and not require me write too much spagehtti.20:52
dayjabyYes, I thought the same. I've done some gdb debugging in renode, which worked well. So you need the VCD traces?20:53
nickoeYeah, well. My goal is to be able to run a DSP chain in simulation that someone else is primarely working on. Then I would use the softcore with litex and the demo app or the test scripts via lxserver to poke some registers to control it.20:56
*** CarlFK[m] has joined #litex20:56
*** sajattack[m] has joined #litex20:57
*** disasm[m] has joined #litex20:57
*** apolkosnik[m] has joined #litex20:57
nickoeI want to feed this chain with AXI DMA20:58
nickoeSo my first goal is to be able to run this simulation where this DMA just dump data to some output signals20:58
nickoebut right now, I think I need to take my eyes off the screen for a bit.. I better clean up it is getting really dirty around her.e20:59
*** shoragan[m] has joined #litex21:14
*** xobs has joined #litex21:15
*** jevinskie[m] has joined #litex21:16
*** jryans has joined #litex21:18
*** promach3 has joined #litex21:19
*** david-sawatzke[m has joined #litex21:20
*** leons has joined #litex21:24
*** _whitelogger has quit IRC21:24
*** _whitelogger has joined #litex21:27
nickoeby AXI DMA I mean, LiteDRAMDMAReader21:33
*** FFY00_ has joined #litex21:44
*** FFY00 has quit IRC21:47
*** mikeK_de1soc has joined #litex21:47
*** FFY00 has joined #litex21:48
*** FFY00_ has quit IRC21:50
*** felix__ is now known as felix_21:53
*** kgugala has joined #litex21:57
*** kgugala_ has quit IRC22:00
*** peepsalot has joined #litex22:12
*** mikeK_de1soc has quit IRC22:31
*** tecneecs has quit IRC22:32
nickoemaybe this is realated to my earlier comment about the vcd being broken as well  https://github.com/enjoy-digital/litex/issues/83122:36
*** TMM has quit IRC23:04
*** TMM has joined #litex23:05

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!