Friday, 2020-09-18

*** tpb has joined #litex00:00
*** jaseg has quit IRC02:27
*** jaseg has joined #litex02:28
*** Degi has quit IRC03:11
*** Degi has joined #litex03:14
*** alanvgreen has joined #litex05:30
*** tannewt has quit IRC06:52
*** futarisIRCcloud has quit IRC06:52
*** flammit has quit IRC06:53
*** tcal has quit IRC06:53
*** y2kbugger has quit IRC06:53
*** esden has quit IRC06:53
*** mithro has quit IRC06:53
*** carlomaragno has quit IRC06:53
*** bubble_buster has quit IRC06:53
*** tannewt has joined #litex06:53
*** key2 has quit IRC06:53
*** sorear has quit IRC06:53
*** daveshah has quit IRC06:53
*** flammit has joined #litex06:54
*** tcal has joined #litex06:54
*** y2kbugger has joined #litex06:54
*** daveshah has joined #litex06:55
*** futarisIRCcloud has joined #litex06:56
*** sorear has joined #litex06:56
*** mithro has joined #litex06:56
*** bubble_buster has joined #litex06:56
*** key2 has joined #litex06:57
*** esden has joined #litex07:07
*** carlomaragno has joined #litex07:08
*** civec has joined #litex07:25
leonszyp: yeah, that's what I was doing. Unfortunately it's not as detailed as I'd hoped and I don't feel like I understand enough yet to be actually contributing documentation. :)07:29
leonsOn another note: Can I rely on the fact that the LiteX CSR positions (at the base offset) of a core remain constant between generating different SoCs?07:30
zypdepends07:32
leonsOf course, if there are changes made to a core, the CSRs of that core could potentially change (although hopefully only extended for backwards compatibility).07:32
zyprefer to https://github.com/enjoy-digital/litex/issues/54807:33
tpbTitle: Add optional location to CSRs within a Module · Issue #548 · enjoy-digital/litex · GitHub (at github.com)07:33
leonszyp: I see, thanks. That's exactly what I was looking for.07:34
leonsI'm probably in the same situation with the OS I'm porting to. It's easy to instantiate drivers at different offsets, but hard to define a register mapping depending on dynamically generated CSV/JSON files07:35
zypexactly07:36
zypif I may ask, which OS are you porting?07:36
leonsI'm in the progress of porting TockOS.07:36
leonsOnly in the early stages, although the basic kernel, LEDs and UART works.07:37
zypah, haven't heard of that before07:37
leonsBut with the "assurance" that it's "okay" to for now develop drivers with the assumption of relative CSR-locations not changing, I'm very certain that the port will be upstreamable. :)07:40
zypassumption holds as long as the core doesn't change and doesn't have optional CSRs that gets turned on or off07:42
futarisIRCcloudhttps://www.ebay.com/itm/SQRL-FK33-Forest-Kitten-FPGA-Mining-Card-Xilinx-VU33P-BUY-DIRECT/30365625883107:42
tpbTitle: SQRL FK33 Forest Kitten FPGA Mining Card Xilinx VU33P - BUY DIRECT | eBay (at www.ebay.com)07:42
leonszyp: Yes, but I guess that's good enough for me - for now. Upon a LiteX version bump I'll probably need to check the diff of the respective cores and run a test suite.07:44
*** civec has quit IRC08:52
*** xobs has quit IRC08:52
*** leons has quit IRC08:52
*** sajattack[m] has quit IRC08:52
*** DerFetzer[m] has quit IRC08:52
*** david-sawatzke[m has quit IRC08:52
*** CarlFK[m] has quit IRC08:53
*** disasm[m]1 has quit IRC08:53
*** nrossi has quit IRC08:53
*** sajattack[m] has joined #litex09:17
*** sajattack[m] has quit IRC09:19
*** sajattack[m] has joined #litex09:25
*** civec has joined #litex09:29
*** civec has left #litex09:38
*** nrossi has joined #litex09:51
*** xobs has joined #litex09:51
*** DerFetzer[m] has joined #litex09:51
*** disasm[m] has joined #litex09:51
*** david-sawatzke[m has joined #litex09:51
*** mibus[m] has joined #litex09:51
*** leons has joined #litex09:51
*** CarlFK[m] has joined #litex09:51
*** midnight has quit IRC09:57
*** midnight has joined #litex10:18
*** civec has joined #litex11:21
*** vup has quit IRC12:25
*** anuejn has quit IRC12:25
*** anuejn has joined #litex12:28
*** vup has joined #litex12:28
*** mibus[m] has quit IRC12:28
shorneHow do y'all do the litex art?12:53
shorne                __   _12:53
shorne               / /  (_)__  __ ____ __12:53
shorne              / /__/ / _ \/ // /\ \ /12:53
shorne             /____/_/_//_/\_,_//_\_\12:53
shorne                   / _ \/ _ \12:53
shorne   __   _ __      _\___/_//_/              ___ __12:53
shorne  / /  (_) /____ | |/_/____ _ _  __   _ ,_/  // /___  __12:53
shorne / /__/ / __/ -_)>  </___/ ) ) )/ _ \/ V_// //   /\ \/ /12:53
shorne/____/_/\__/\__/_/|_|   /_/_/_/ \___/_/  /_//_/\_\/_/\_\12:53
shorneI made one by hand, is it ok ;)12:54
shorneoh, I there is a lower case x to copy from12:54
somloshorne: google "ascii art font generator" :)12:58
shornethis was more fun13:20
somloshorne: I know I spent an hour or two screwing around with it, manually, indulging my inner OCD (for an unrelated project)13:25
somlothen, once I was done, I thought "there has to be a tool for doing this, somewhere out there" :D13:25
*** civec has quit IRC13:51
zypfiglet used to be good for that sort of stuff, but it must be over ten years since last I used it :)16:06
keesjIt is pretty nice but needs a few more hours on making it even more awesome17:16
keesjwhat backround do you normally use it is proper black with green letters?17:21
keesja little lolcat and you are good to go https://i.imgur.com/sSLeUe1.png17:22
*** Guest43925 is now known as the_jinx17:59
*** anuejn has quit IRC18:41
*** anuejn has joined #litex18:41
*** civec has joined #litex20:14
shornekeesj: very nice21:17
shornezyp: thanks! it is figlet with smslant font,  figlet -f smslant LiteX-mor1kx21:23
shornemine is pretty close :)21:23
*** civec has quit IRC22:23
*** lf has quit IRC23:28
*** lf has joined #litex23:28

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!