Thursday, 2020-09-17

*** tpb has joined #litex00:00
*** jaseg has quit IRC02:28
*** jaseg has joined #litex02:30
*** Degi has quit IRC03:11
*** Degi has joined #litex03:13
*** CarlFK has joined #litex04:50
*** CarlFK has quit IRC04:50
*** CarlFK has joined #litex05:01
*** CarlFK has quit IRC07:45
*** lkcl__ is now known as lkcl09:36
futarisIRCclouddkozel: https://youtu.be/Acjly9UC_5Y - Great zoom call.11:14
*** lambda has quit IRC12:02
*** lambda has joined #litex12:22
*** lambda has quit IRC12:31
*** lambda has joined #litex12:49
*** lambda has quit IRC12:57
*** lambda has joined #litex13:13
*** lambda has quit IRC13:36
*** lambda has joined #litex14:05
*** FFY00 has quit IRC14:29
*** FFY00 has joined #litex14:30
*** CarlFK has joined #litex16:13
leonsI'm currently working on porting an OS to a Litex SoC with a VexRiscv CPU. Is there any place where I can find (human readable / code) documentation, as you'd find for SoCs you can buy? I'm quickly getting used to reading/writing LiteX/nMigen code, however I don't find much info about VexRiscv at all17:46
leonsFor instance, does it have a RISC-V machine timer, if yes how do I control it, which CSRs do what, etc.17:47
leonshttps://github.com/enjoy-digital/litex/blob/master/litex/soc/cores/cpu/vexriscv/core.py#L6417:57
leonsIn this specific case the VexRiscvTimer & interrupt wiring up to the CPU leads me to believe this is the mtimer implementation, so I guess VexRiscv does not have one builtin?17:57
tpbTitle: litex/core.py at master · enjoy-digital/litex · GitHub (at github.com)17:57
zypfor the vexriscv core itself, you should probably look at the vexriscv project for documentation: https://github.com/SpinalHDL/VexRiscv19:13
tpbTitle: GitHub - SpinalHDL/VexRiscv: A FPGA friendly 32 bit RISC-V CPU implementation (at github.com)19:13
*** TMM has quit IRC21:26
*** TMM has joined #litex21:26
*** lf has quit IRC23:28
*** lf has joined #litex23:29

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!