*** tpb has joined #litex | 00:00 | |
*** jaseg has quit IRC | 02:28 | |
*** jaseg has joined #litex | 02:30 | |
*** Degi has quit IRC | 03:11 | |
*** Degi has joined #litex | 03:13 | |
*** CarlFK has joined #litex | 04:50 | |
*** CarlFK has quit IRC | 04:50 | |
*** CarlFK has joined #litex | 05:01 | |
*** CarlFK has quit IRC | 07:45 | |
*** lkcl__ is now known as lkcl | 09:36 | |
futarisIRCcloud | dkozel: https://youtu.be/Acjly9UC_5Y - Great zoom call. | 11:14 |
---|---|---|
*** lambda has quit IRC | 12:02 | |
*** lambda has joined #litex | 12:22 | |
*** lambda has quit IRC | 12:31 | |
*** lambda has joined #litex | 12:49 | |
*** lambda has quit IRC | 12:57 | |
*** lambda has joined #litex | 13:13 | |
*** lambda has quit IRC | 13:36 | |
*** lambda has joined #litex | 14:05 | |
*** FFY00 has quit IRC | 14:29 | |
*** FFY00 has joined #litex | 14:30 | |
*** CarlFK has joined #litex | 16:13 | |
leons | I'm currently working on porting an OS to a Litex SoC with a VexRiscv CPU. Is there any place where I can find (human readable / code) documentation, as you'd find for SoCs you can buy? I'm quickly getting used to reading/writing LiteX/nMigen code, however I don't find much info about VexRiscv at all | 17:46 |
leons | For instance, does it have a RISC-V machine timer, if yes how do I control it, which CSRs do what, etc. | 17:47 |
leons | https://github.com/enjoy-digital/litex/blob/master/litex/soc/cores/cpu/vexriscv/core.py#L64 | 17:57 |
leons | In this specific case the VexRiscvTimer & interrupt wiring up to the CPU leads me to believe this is the mtimer implementation, so I guess VexRiscv does not have one builtin? | 17:57 |
tpb | Title: litex/core.py at master · enjoy-digital/litex · GitHub (at github.com) | 17:57 |
zyp | for the vexriscv core itself, you should probably look at the vexriscv project for documentation: https://github.com/SpinalHDL/VexRiscv | 19:13 |
tpb | Title: GitHub - SpinalHDL/VexRiscv: A FPGA friendly 32 bit RISC-V CPU implementation (at github.com) | 19:13 |
*** TMM has quit IRC | 21:26 | |
*** TMM has joined #litex | 21:26 | |
*** lf has quit IRC | 23:28 | |
*** lf has joined #litex | 23:29 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!