| *** tpb has joined #litex | 00:00 | |
| *** John_K has quit IRC | 00:19 | |
| *** John_K has joined #litex | 00:25 | |
| *** freemint has quit IRC | 01:11 | |
| *** freemint has joined #litex | 02:15 | |
| *** freemint has quit IRC | 02:21 | |
| *** _whitelogger has quit IRC | 04:36 | |
| *** _whitelogger has joined #litex | 04:39 | |
| *** _whitelogger has quit IRC | 05:45 | |
| *** _whitelogger has joined #litex | 05:48 | |
| *** freemint has joined #litex | 08:17 | |
| *** _whitelogger has quit IRC | 08:45 | |
| *** _whitelogger has joined #litex | 08:48 | |
| *** freemint has quit IRC | 09:00 | |
| *** freemint has joined #litex | 09:01 | |
| *** ambro718 has joined #litex | 11:21 | |
| somlo | daveshah: I've finally grabbed my other board, and programmed it with the 65MHz rocket bitstream I finished with yesterday afternoon | 14:31 |
|---|---|---|
| somlo | this board appears to pass memtest without any failures, on a reliable basis | 14:31 |
| somlo | whereas the other board failed about 50% of the times I used the reset switch, but mostly worked reliably when pusing the bitstream anew via openocd | 14:32 |
| somlo | so, I'm inclined to assume a manufacturing/tolerance issue | 14:32 |
| somlo | now, out of curiosity, I need to figure out what the slowest clock speed is that I can use on this "better behaved" board :) | 14:33 |
| somlo | daveshah: your "old" picorv32 75MHz bitstream fails both at openocd push and at reset about 4/5 times; the "new" one (second one you gave me yesterday) succeeds 4/5 times | 14:41 |
| somlo | my own rocket bitstream also succeeds almost every time I reset, or push, haven't had it fail on my yet | 14:42 |
| somlo | _florent_, daveshah: on a semi related note, making rocket's mem_axi port 256bit wide, to perfectly match the tellis board, will also cause it to no longer fit on the versa :( | 14:48 |
| somlo | so, I'm thinking, leave the standard/linux/full variants as-is for now (full won't fit on the trellis board either, only on the nexys, whose litedram port width is 64) | 14:48 |
| somlo | and *add* a new rocket variant, linux-trellis (I'm happy to take suggestions on a better name for the variant :) | 14:49 |
| somlo | with 256bit mem_axi, and a bit more L1 cache (which also won't fit on the versa, but for which there seems to be some room left on the trellisboard) | 14:50 |
| somlo | of course, I'll have to wait for the rocket folks to fix the firrtl emitter yosys synthesis bug I found yesterday, before I can officially push an update to litex-rocket-verilog | 14:51 |
| somlo | but, as much as I didn't want to add yet-another-variant, I think it only makes sense... | 14:51 |
| somlo | fresh board also mostly stable at 60MHz (one reset memtest failure in about 10 attempts) | 15:48 |
| somlo | now trying at 55MHz (this is with the rocket bitstream) | 15:48 |
| somlo | daveshah: fails memtest consistently at 55MHz | 16:13 |
| somlo | but 60 and up is pretty reliably OK, so given that the "official" number is 75, I wouldn't call it "unreliable" | 16:14 |
| somlo | ok, now back to fiddling with Linux :) | 16:15 |
| *** CarlFK has quit IRC | 17:26 | |
| *** CarlFK has joined #litex | 17:52 | |
| *** rohitksingh has joined #litex | 18:04 | |
| *** rohitksingh has quit IRC | 18:22 | |
| *** freemint has quit IRC | 19:58 | |
| *** freemint has joined #litex | 19:59 | |
| *** freemint has quit IRC | 20:24 | |
| *** freemint has joined #litex | 20:30 | |
| *** CarlFK has quit IRC | 21:36 | |
| *** scanakci has quit IRC | 22:24 | |
| *** freemint has quit IRC | 22:27 | |
| *** freemint has joined #litex | 22:31 | |
| *** Dolu_ has joined #litex | 23:21 | |
| *** Dolu has quit IRC | 23:22 | |
| *** Dolu_ is now known as Dolu | 23:22 | |
| *** CarlFK has joined #litex | 23:24 | |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!