Sunday, 2024-01-28

*** tpb <[email protected]> has joined #yosys00:00
*** lexano <[email protected]> has quit IRC (Ping timeout: 264 seconds)01:58
*** GenTooMan <GenTooMan!~cyberman@2601:547:437f:e5c6:21f:5bff:fefe:a883> has quit IRC (Read error: Connection reset by peer)02:25
*** bpye <bpye!~bpye@user/bpye> has quit IRC (Quit: Ping timeout (120 seconds))03:19
*** bpye <bpye!~bpye@user/bpye> has joined #yosys03:20
*** notgull <notgull!~notgull@ec2-50-112-148-23.us-west-2.compute.amazonaws.com> has quit IRC (Ping timeout: 260 seconds)03:27
*** notgull <notgull!~notgull@ec2-50-112-148-23.us-west-2.compute.amazonaws.com> has joined #yosys03:28
*** cybernaut <cybernaut!~cyberman@2601:547:437f:e5c6:21f:5bff:fefe:a883> has joined #yosys03:33
*** cybernaut <cybernaut!~cyberman@2601:547:437f:e5c6:21f:5bff:fefe:a883> has quit IRC (Read error: Connection reset by peer)03:33
*** GenTooMan <GenTooMan!~cyberman@2601:547:437f:e5c6:21f:5bff:fefe:a883> has joined #yosys03:34
*** notgull <notgull!~notgull@ec2-50-112-148-23.us-west-2.compute.amazonaws.com> has quit IRC (Ping timeout: 260 seconds)06:08
*** emeb_mac <[email protected]> has quit IRC (Quit: Leaving.)07:04
*** notgull <notgull!~notgull@ec2-50-112-148-23.us-west-2.compute.amazonaws.com> has joined #yosys08:08
*** notgull <notgull!~notgull@ec2-50-112-148-23.us-west-2.compute.amazonaws.com> has quit IRC (Ping timeout: 260 seconds)08:13
*** notgull <notgull!~notgull@ec2-50-112-148-23.us-west-2.compute.amazonaws.com> has joined #yosys09:17
*** e_ter is now known as eater09:34
ZevvOn ICE40 I need to instantiate my bram explicitly using SB_RAM256X16 because I need the write mask bits, but now I don't know how to initialize the memory; how can this be done?11:03
*** xiretza[cis] <xiretza[cis]!xiretzaxir@2a01:4f8:c012:5b7:0:1:0:88> has joined #yosys11:04
xiretza[cis]can't yosys infer write masks nowadays?11:04
Zevvoh, maybe; I'm not sure where I can find info about that?11:05
xiretza[cis]https://yosyshq.readthedocs.io/projects/yosys/en/latest/CHAPTER_Memorymap.html11:05
tpbTitle: 10. Memory mapping (at yosyshq.readthedocs.io)11:05
xiretza[cis]https://yosyshq.readthedocs.io/projects/yosys/en/latest/CHAPTER_Memorymap.html#write-port-with-byte-enables11:05
tpbTitle: 10. Memory mapping (at yosyshq.readthedocs.io)11:05
Zevvsweet, thank you!11:05
Zevvwhat's the general way inference works - like, how is my code matched against a potential infered implementation?11:06
xiretza[cis]a big bag of heuristics11:06
Zevvyeah that's what I expected11:07
xiretza[cis]usually it works quite well, sometimes you have to do things like shift around read/write blocks to get transparency semantics that are possible in hardware11:09
loftyZevv: https://github.com/YosysHQ/yosys/blob/master/docs/source/CHAPTER_Memorymap.rst <--- perhaps useful reading13:14
Zevvyes, found and read that, and got it working. thank you13:18
ZevvI just passed the riscv compliance test13:18
xiretza[cis]congrats!13:18
Zevvone small step for mankind, one giant leap for Zevv13:19
*** jryans <[email protected]> has quit IRC (Quit: Connection closed for inactivity)13:23
loftyZevv: what extensions do you plan to implement?13:24
Zevvnone, it's ment merely for control stuff that I'm too lazy to write logic for13:25
ZevvI want it lean and mean.13:25
Zevvproblem with M is that apart from the mul it also needs to impl a div. That's kind of crappy13:25
Zevvfor F i'm not interested.13:25
Zevvand csrr is not relevant for me as well, I won't be running linux on it ;)13:26
loftyZevv: Zmmul :p13:26
Zevvit's now 30% of a UP5k, running at 40Mhz, including BRAM, SPRAM, UART and LED PWM.13:27
Zevvgood enough for now.13:27
Zevvhey zmmul, nice13:27
Zevvthat's just a toolchain thing I guess, so it will assume mul is there but never emit a div13:28
loftyMhm13:28
loftyAnd even having multiply accelerates division in practice 13:28
Zevvsure. but still. the sheer amount of work to get that going and test it and all13:28
loftyThough I guess it depends if you're using a UP5K DSP or not13:29
ZevvI might put MUL in though; I used 2 of my MAC_16s for the alu add and sub, so there's enough left13:29
ZevvI guess it won't infer a 32x32 mul for me :)13:30
loftySure it can13:30
Zevvit can?13:30
loftyIt can.13:30
Zevvno way13:30
loftyYosys has a script - mul2dsp - to convert large multiplications into chunks of small multiplications 13:31
loftySo yes, it can.13:32
Zevvwow. lemme try that13:32
loftyAre you passing -dsp to synth_ice40?13:32
ZevvI am now13:33
Zevvwhoa13:34
ZevvI just got MUL running13:34
ZevvI'll have to throw out my manual MAC_16 stuff as well now13:34
Zevvwell, at least I learned something from implementing those.13:35
lofty;)13:35
Zevvwell you got me there. I now do rv32im13:39
Zevvlet me upgrady my test suite13:39
Zevvoh there's also E, didn't know that14:05
Zevvsweet14:06
Zevvwell, actually, I don't care, it's just bram.14:06
Zevvwait but -dsp does not infer my regular `+` and `-` to a MAC_16, how is that14:11
*** emeb_mac <[email protected]> has joined #yosys15:23
*** SpaceCoaster <SpaceCoaster!~derek@user/spacecoaster> has quit IRC (Quit: Bye)15:39
*** SpaceCoaster <SpaceCoaster!~derek@user/spacecoaster> has joined #yosys15:40
*** lexano <[email protected]> has joined #yosys15:44
*** notgull <notgull!~notgull@ec2-50-112-148-23.us-west-2.compute.amazonaws.com> has quit IRC (Ping timeout: 260 seconds)17:02
*** notgull <notgull!~notgull@ec2-50-112-148-23.us-west-2.compute.amazonaws.com> has joined #yosys18:39
*** bjorkintosh <bjorkintosh!~bjork@user/bjorkintosh> has quit IRC (Quit: Leaving)18:42
*** bjorkintosh <bjorkintosh!~bjork@2600:1700:5400:c80:f3c2:4e94:5250:9598> has joined #yosys20:37
tntJust rebuilt yosys/nextpnr for new laptop ... trying to build a project from a year ago and ...21:12
tnt"Visited AIG node more than once; this could be a combinatorial loop that has not been broken"21:12
tntAnd `-noabc9` to the rescue.21:14
loftytnt: file a bug21:16
tntI'm checking with the last oss-cad-suite ATM to see if it's reproducible on a "known good build" of yosys21:16
tntand it does :/21:18
loftyI mean, there's a non-zero chance that your design does actually have a combinational loop in it somehow21:19
tntThat nextpnr somehow misses ?21:20
loftywell, nextpnr doesn't get the netlist that ABC9 does. but anyway, I can take a look.21:21
tntTrying to package a test case rn.21:22
tnthttps://github.com/YosysHQ/yosys/issues/416821:42
loftywell, bugpoint is churning away on it.21:48
tntIt's the async set in uart_tx.v on line 58.21:50
tntchanging `always @(posedge clk or posedge rst)` to `always @(posedge clk)` makes it build.21:50
lofty...then yes, you absolutely have a combinational loop, but one that nextpnr does not recognise21:50
loftynow, ABC9 *should* catch this somewhere in the loop-checking code21:51
tntAlso uart_tx.v is instanced twice ... and only one of the instance have the issue ...21:52
*** dkc <dkc!~dan@user/dkc> has joined #yosys22:16
*** notgull <notgull!~notgull@ec2-50-112-148-23.us-west-2.compute.amazonaws.com> has quit IRC (Ping timeout: 252 seconds)23:18
*** notgull <notgull!~notgull@ec2-50-112-148-23.us-west-2.compute.amazonaws.com> has joined #yosys23:18
*** nonchip <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)23:24
*** nonchip <[email protected]> has joined #yosys23:24
*** corecode <[email protected]> has quit IRC (Quit: ZNC - http://znc.in)23:40

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!