*** tpb <[email protected]> has joined #yosys | 00:00 | |
*** lumo_e <[email protected]> has quit IRC (Quit: Quit) | 00:02 | |
*** citypw <citypw!~citypw@gateway/tor-sasl/citypw> has joined #yosys | 01:44 | |
*** Lord_Nightmare <Lord_Nightmare!znc@user/lord-nightmare/x-3657113> has quit IRC (Quit: ZNC - http://znc.in) | 03:54 | |
*** Lord_Nightmare <Lord_Nightmare!~Lord_Nigh@user/lord-nightmare/x-3657113> has joined #yosys | 03:58 | |
*** FabM <FabM!~FabM@2a03:d604:103:600:2509:2579:b149:57b9> has joined #yosys | 06:28 | |
*** emeb_mac <[email protected]> has quit IRC (Quit: Leaving.) | 06:56 | |
*** kristianpaul <kristianpaul!~paul@user/kristianpaul> has quit IRC (Read error: Connection reset by peer) | 07:01 | |
*** kristianpaul <kristianpaul!~paul@user/kristianpaul> has joined #yosys | 07:05 | |
*** cr1901_ <cr1901_!~cr1901@2601:8d:8600:911:d4a9:3ad0:fd2b:5df9> has joined #yosys | 08:55 | |
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:b4c9:20e0:7b9e:4b06> has quit IRC (Ping timeout: 240 seconds) | 08:55 | |
*** X-Scale <[email protected]> has quit IRC (Ping timeout: 272 seconds) | 08:58 | |
*** cr1901_ is now known as cr1901 | 09:01 | |
*** lumo_e <[email protected]> has joined #yosys | 09:32 | |
*** davedavenport[i] <davedavenport[i]!~qball@user/qball> has joined #yosys | 10:18 | |
davedavenport[i] | We running into some issues with sby, it seems error messages use non-existing variable: https://github.com/YosysHQ/sby/issues/152 we hit more of these. | 10:19 |
---|---|---|
davedavenport[i] | after fixing we also notice the latest sby does not works against https://github.com/ZipCPU/wb2axip anymore (but not directly clear to us why). | 10:20 |
davedavenport[i] | older version ( 2 years ago) works. | 10:21 |
davedavenport[i] | https://github.com/YosysHQ/sby/issues/153 | 10:43 |
*** ec <ec!~ec@gateway/tor-sasl/ec> has quit IRC (Quit: ec) | 14:12 | |
jix | davedavenport[i]: should be fixed on master now | 14:38 |
davedavenport[i] | thanks | 14:39 |
*** citypw <citypw!~citypw@gateway/tor-sasl/citypw> has quit IRC (Ping timeout: 240 seconds) | 15:24 | |
*** rowang077[m] <rowang077[m]!~rowang077@2001:470:69fc:105::1:ca9f> has joined #yosys | 15:35 | |
rowang077[m] | Hello everyone | 15:35 |
*** ZipCPU_ <[email protected]> has joined #yosys | 15:36 | |
*** ZipCPU <[email protected]> has quit IRC (Ping timeout: 272 seconds) | 15:36 | |
*** ZipCPU_ is now known as ZipCPU | 15:36 | |
rowang077[m] | i have 2 clocks coming from the same PLL one is 50Mhz and the other 150Mhz. Their phases are identical. And I need to transmit data from the 150Mhz domain to the 50Mhz domain. Is it possible to write to one of the registers in the 150Mhz domain and then once every 3 cycles write those 3 registers to one register in the 50Mhz domain? | 15:38 |
rowang077[m] | I would think since the phases are the same and the clock is a clean multiple this will work without metastability | 15:38 |
*** ec <ec!~ec@gateway/tor-sasl/ec> has joined #yosys | 15:57 | |
*** emeb <[email protected]> has joined #yosys | 16:10 | |
*** Klotz <Klotz!~Klotzoman@gateway/tor-sasl/klotz> has joined #yosys | 16:33 | |
gordonDrogon | Hi. first time FPGA user here (old programmer/'trad. hardware" person) and I am very likely out of my depth here, trying to get PicoRV32 going on a Gowin FPGA (Tang Nano 9K board). I have 'larson scanner' going so-far using the Gowin IDE. Gowin supply a picorv system and I have loaded that up - and it works, but I want to take it apart to better understand the process. Gowin supply it all as encrypted binary blob - weird when it's all open sou | 17:03 |
gordonDrogon | rce. I think I need the RV core, 'wishbone', some peripherals and the memory interface. gowin only seem to give it 32KB of RAM but the FPGA has 2MB of RAM. So... Is this a place where someone can point me at some documentation, or some 'bootstrap my brain' online documents to help or am I just biting off too much to start with? | 17:03 |
gatecat | if you want Gowin specific stuff, I'll ping pepijndevos[m] (you might also want to join #yosys-apicula). unfortunately it's hard to think of some good resources off the top of my head but you might want to look at picosoc, which is an open source picorv32 SoC - the examples are for iCE40 but could easily be ported to Gowin | 17:42 |
gatecat | most of that 2MB is internal SDRAM I believe which would need a controller (or perhaps PSRAM, I can't remember the various parts). the 32KB is probably just using the block RAM in the FPGA fabric rather than that. | 17:43 |
gordonDrogon | gatecat, thanks. looking at picosoc now - just using gowin hardware, don't care about the tools, etc. | 17:55 |
gordonDrogon | the gowin stuff looked promising at the time... | 17:55 |
*** lumo_e <[email protected]> has quit IRC (Ping timeout: 260 seconds) | 18:22 | |
*** lumo_e <[email protected]> has joined #yosys | 18:31 | |
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Quit: Leaving) | 18:56 | |
*** emeb_mac <[email protected]> has joined #yosys | 20:41 | |
*** preyalone <[email protected]> has joined #yosys | 22:08 | |
*** Klotz <Klotz!~Klotzoman@gateway/tor-sasl/klotz> has quit IRC (Quit: Klotz) | 23:00 | |
*** ec <ec!~ec@gateway/tor-sasl/ec> has quit IRC (Quit: ec) | 23:53 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!