| *** tpb <[email protected]> has joined #litex | 00:00 | |
| *** Degi <[email protected]> has quit IRC (Ping timeout: 256 seconds) | 02:24 | |
| *** Degi <[email protected]> has joined #litex | 02:25 | |
| *** rlittl01 <[email protected]> has joined #litex | 04:14 | |
| *** shaynal <[email protected]> has joined #litex | 04:27 | |
| *** FabM <FabM!~FabM@2a03:d604:103:600:daff:cfbe:bce4:4498> has joined #litex | 05:23 | |
| shaynal | Hi, does liteeth 1G rgmii have support for Altera/Intel? I didn't see any examples in liteeth nor Altera/Intel boards in litex-boards. | 06:26 |
|---|---|---|
| _florent_ | AndrewD: Ok, if that's related to the wishbone, it should not be too complicated to debug. It would also be that LiteX use word addressing on the wishbone bus and the core is expecting byte addressing and address would need to be shifted. | 06:32 |
| _florent_ | AndrewD: like it's done here for example: https://github.com/enjoy-digital/litex/blob/master/litex/soc/cores/cpu/eos_s3/core.py#L79 | 06:32 |
| _florent_ | AndrewD: this is something we should change in LiteX (or at least provide an option to use bytes addressing) | 06:32 |
| _florent_ | AndrewD: if this is your issue, it will be another good reason to do it :) | 06:33 |
| _florent_ | AndrewD: I'll try to look at the code you shared | 06:33 |
| _florent_ | Hi @shaynal, I'm indeed not sure LiteEth has a RGMII PHY on Altera/Intel devices, but the approach should be really similar to the one used on Xilinx/Lattice devices | 06:35 |
| _florent_ | Happy to guide you or provide the skeleton/tell you how to simply verify it's working. | 06:36 |
| _florent_ | I can also look to see if I have an Altera/Intel board with 1Gbps RGMII and could do some tests | 06:37 |
| *** geertu_ is now known as geertu | 08:38 | |
| *** jeffdi1 <[email protected]> has quit IRC (Quit: Leaving.) | 09:10 | |
| *** jeffdi <[email protected]> has joined #litex | 09:40 | |
| *** jeffdi <[email protected]> has quit IRC (Quit: Leaving.) | 10:00 | |
| *** ilia__s <[email protected]> has quit IRC (Quit: Ping timeout (120 seconds)) | 10:23 | |
| *** ilia__s <[email protected]> has joined #litex | 10:24 | |
| *** jeffdi <[email protected]> has joined #litex | 12:00 | |
| *** jeffdi <[email protected]> has quit IRC (Client Quit) | 12:00 | |
| *** jeffdi <[email protected]> has joined #litex | 14:00 | |
| *** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 15:41 | |
| *** TMM_ <[email protected]> has joined #litex | 15:41 | |
| jevinskie[m] | <shaynal> "Hi, does liteeth 1G rgmii have..." <- I think I got this into a working state the last time I worked on it a few months ago. Let me know if you have any questions! https://gist.github.com/jevinskie/b186bb08b2b60ad7dda54982c5b5d15a | 18:49 |
| *** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Remote host closed the connection) | 19:19 | |
| *** Martoni42 <Martoni42!~Martoni@2a03:d604:103:600:2ad2:44ff:fe23:2f72> has joined #litex | 19:20 | |
| *** ejcspii <ejcspii!~ejcspii@2001:a61:12a3:ad01:c5d6:747f:f51d:c457> has joined #litex | 20:41 | |
| ejcspii | Hello, total noob here. I'm trying to add a custom, simple wishbone slave peripheral (Verilog) on the Arty A7, using VexRiscV, but the SoC BIOS does not start up when my module is instantiated. The corresponding Verilog code is "wrapped" in a module(Module, AutoCSR), in which I create a wishbone.Interface(data_width=32, adr_width=32) and map the | 21:02 |
| ejcspii | wishbone pins in module.specials. This seems to work technically, at least Vivado does not complain. However, I'm unsure how do I correctly instantiate this module in the platform code, how does it play with the memory map, CSR, etc. Are there examples how to do that? Thanks! | 21:02 |
| *** Martoni42 <Martoni42!~Martoni@2a03:d604:103:600:2ad2:44ff:fe23:2f72> has quit IRC (Ping timeout: 250 seconds) | 21:14 | |
| *** ejcspii <ejcspii!~ejcspii@2001:a61:12a3:ad01:c5d6:747f:f51d:c457> has quit IRC (Quit: Client closed) | 21:15 | |
| _florent_ | jevinskie[m]: nice, would you like to contribute it? | 21:30 |
| _florent_ | jevinskie[m]: hmm, <[email protected]>, strange I don't remember creating this email address :) | 21:31 |
| *** lambda <[email protected]> has quit IRC (Quit: WeeChat 3.2) | 21:32 | |
| _florent_ | ejcspii: Could you eventually share a minimal example of your issue? | 21:33 |
| *** lambda <[email protected]> has joined #litex | 21:41 | |
| jevinskie[m] | Yeah I’ll try and get my various changes extricated from each other and submit PRs :) | 22:56 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!