| *** tpb <[email protected]> has joined #litex | 00:00 | |
| *** Degi_ <[email protected]> has joined #litex | 02:27 | |
| *** Degi <[email protected]> has quit IRC (Ping timeout: 264 seconds) | 02:28 | |
| *** Degi_ is now known as Degi | 02:28 | |
| *** FabM <[email protected]> has joined #litex | 07:15 | |
| _florent_ | AndrewD: Nice, I wasn't aware of this open source CAN core (I used one on a project a few years ago with LiteX but it was the commercial one from Xilinx). | 07:45 |
|---|---|---|
| _florent_ | This would be interesting to get this core working with LiteX and would be a good demonstration of the use of the GHDL/Yosys VHDL frontend | 07:46 |
| _florent_ | Once working, we could see how it could eventually integrate the ecosystem of cores or/and where it it's maintained | 07:47 |
| _florent_ | What kind of issues do you currently have? | 07:49 |
| _florent_ | If it's related to the integration (ex core integrated but registers not behaving as expected), I would be able to provide feedback | 07:49 |
| _florent_ | If it's more related to the CAN functionnality itself, it would require more work and we could see how to work together on this | 07:51 |
| *** somlo_ <[email protected]> has joined #litex | 08:03 | |
| *** somlo <[email protected]> has quit IRC (Ping timeout: 264 seconds) | 08:06 | |
| *** essele <[email protected]> has joined #litex | 08:11 | |
| *** jeffdi <[email protected]> has quit IRC (Quit: Leaving.) | 09:10 | |
| *** jeffdi <[email protected]> has joined #litex | 09:10 | |
| *** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 09:18 | |
| *** TMM_ <[email protected]> has joined #litex | 09:18 | |
| _florent_ | AndrewD: BTW, I also got this ETA for the Ti60 dev board | 09:33 |
| *** jeffdi <[email protected]> has quit IRC (Quit: Leaving.) | 10:00 | |
| *** AndrewD <[email protected]> has quit IRC (Quit: Ping timeout (120 seconds)) | 10:17 | |
| *** jeffdi <[email protected]> has joined #litex | 13:01 | |
| *** jeffdi <[email protected]> has quit IRC (Ping timeout: 264 seconds) | 13:06 | |
| *** jeffdi <[email protected]> has joined #litex | 13:18 | |
| *** jeffdi <[email protected]> has quit IRC (Ping timeout: 256 seconds) | 13:23 | |
| *** somlo_ is now known as somlo | 13:52 | |
| *** jeffdi <[email protected]> has joined #litex | 14:01 | |
| *** geertu <[email protected]> has quit IRC (Ping timeout: 265 seconds) | 14:47 | |
| *** geertu <[email protected]> has joined #litex | 14:54 | |
| *** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Quit: Leaving) | 16:27 | |
| *** tpb_ <[email protected]> has joined #litex | 17:08 | |
| *** tpb <[email protected]> has quit IRC (Killed (NickServ (GHOST command used by tpb_))) | 17:08 | |
| *** tpb_ is now known as tpb | 17:08 | |
| *** geertu_ <[email protected]> has joined #litex | 17:10 | |
| *** geertu <[email protected]> has quit IRC (*.net *.split) | 17:16 | |
| *** jeffdi <[email protected]> has quit IRC (*.net *.split) | 17:16 | |
| *** essele <[email protected]> has quit IRC (*.net *.split) | 17:16 | |
| *** somlo <[email protected]> has quit IRC (*.net *.split) | 17:16 | |
| *** tcal <[email protected]> has quit IRC (*.net *.split) | 17:16 | |
| *** tcal <[email protected]> has joined #litex | 17:22 | |
| DerekKozel[m] | _florent_: Writing the *Flash* over PCIe is supported (I have seen this). Is loading the gateware image direct to the FPGA (?partial reconfig?) over PCIe supported (No write to the external Flash) | 17:39 |
| _florent_ | DerekKozel[m]: not currently no, but partial reconfig over PCIe should be possible with: https://github.com/enjoy-digital/litex/blob/master/litex/soc/cores/icap.py#L268-L325 | 17:41 |
| DerekKozel[m] | Ok! That's what I thought the current functionality was at. I know the flash has a lot of write cycles, but *shrug*. Also the dual boot feature of the bootloader is very cool. Thank you again for making such a great project | 17:58 |
| *** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 18:33 | |
| *** TMM_ <[email protected]> has joined #litex | 18:33 | |
| *** Martoni42 <Martoni42!~Martoni@2a03:d604:103:600:2ad2:44ff:fe23:2f72> has joined #litex | 19:52 | |
| *** zjason` <zjason`[email protected]> has joined #litex | 20:38 | |
| *** zjason <[email protected]> has quit IRC (Ping timeout: 256 seconds) | 20:40 | |
| *** Martoni42 <Martoni42!~Martoni@2a03:d604:103:600:2ad2:44ff:fe23:2f72> has quit IRC (Ping timeout: 260 seconds) | 21:35 | |
| *** AndrewD <[email protected]> has joined #litex | 22:36 | |
| AndrewD | _florent_: the CAN core is integrated but "dead" - wishbone reads return 0. My gut feel is that this is something I got wrong with GHDL. I also have a litex simulation but it generates a file that gtkware is not happy with for the CAN registers so I'm a but stuck... I'll push a tree and let you know when it is done. | 22:40 |
| AndrewD | _florent_: I also have device tree integration for linux on litex and the linux CAN driver integrated into buildroot: I expected the CAN core to "just work" :) | 22:42 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!