| *** tpb <[email protected]> has joined #litex | 00:00 | |
| *** msh <[email protected]> has quit IRC (Read error: Connection reset by peer) | 02:55 | |
| *** msh <[email protected]> has joined #litex | 02:56 | |
| *** Degi_ <[email protected]> has joined #litex | 03:59 | |
| *** Degi <[email protected]> has quit IRC (Ping timeout: 245 seconds) | 04:01 | |
| *** Degi_ is now known as Degi | 04:01 | |
| sajattack[m] | <Melkhior> "sajattack: the L2 matters..." <- thanks for the tip, got my 8 fpus running now 😄 https://hastebin.com/aqafuhenux.apache | 04:19 |
|---|---|---|
| tpb | Title: hastebin (at hastebin.com) | 04:19 |
| *** yosys-questions <[email protected]> has joined #litex | 04:32 | |
| sajattack[m] | anyone know what to do about this buildroot error? https://hastebin.com/oyocegavok.rb | 04:39 |
| tpb | Title: hastebin (at hastebin.com) | 04:39 |
| trabucayre | sajattack[m]: it's a mismatch between linux header (Toolchain -> Custom kernel headers series) and your kernel | 05:45 |
| sajattack[m] | yeah I got it sorted I think by forcing it to 5.12 in buildroot | 05:45 |
| sajattack[m] | even though I'm running 5.14 | 05:45 |
| trabucayre | need to select BR2_PACKAGE_HOST_LINUX_HEADERS_CUSTOM_5_12 for Toolchain -> Custom kernel headers | 05:46 |
| sajattack[m] | so not sure | 05:46 |
| trabucayre | grep PATCHLEVEL output/build/linux-something/Makefile | 05:46 |
| trabucayre | and | 05:46 |
| trabucayre | grep PATCHLEVEL output/build/linux-header*/Makefile | 05:47 |
| trabucayre | and if you modify linux header version you must run `make clean` before `make` | 05:48 |
| sajattack[m] | yeah that's what I did I think | 05:49 |
| sajattack[m] | but I used the menuconfig | 05:49 |
| sajattack[m] | * running 5.14 on my host | 05:50 |
| trabucayre | not your host :) | 05:50 |
| sajattack[m] | ok | 05:51 |
| trabucayre | linux version must be the same for linux-header (toolchain) and kernel for your target | 05:51 |
| sajattack[m] | ah ok | 05:51 |
| sajattack[m] | so why wasn't it to start with? | 05:51 |
| sajattack[m] | it was set to like "match whatever" | 05:52 |
| sajattack[m] | and I just overrode it to 5.12 | 05:52 |
| trabucayre | when linux header is not explictly selected default one is used | 05:52 |
| sajattack[m] | is it because of the buildroot version I downloaded? | 05:52 |
| sajattack[m] | now I'm uploading a 12MB rootfs at 8KB/s | 05:53 |
| trabucayre | for current master branch it's 5.13 | 05:54 |
| sajattack[m] | <_florent_> "BTW once you have something..." <- https://github.com/litex-hub/linux-on-litex-vexriscv/issues/249 | 05:54 |
| trabucayre | https://git.buildroot.net/buildroot/tree/package/linux-headers/Config.in.host#n9 | 05:54 |
| tpb | Title: Config.in.host « linux-headers « package - buildroot - Buildroot: Making Embedded Linux easy (at git.buildroot.net) | 05:54 |
| sajattack[m] | yeah it was set to "same as kernel being built" | 05:54 |
| sajattack[m] | and I was building 5.12 | 05:54 |
| sajattack[m] | so I don't really understand why it had to change to 5.12 | 05:55 |
| sajattack[m] | but whatever | 05:56 |
| *** FabM <[email protected]> has joined #litex | 06:15 | |
| sajattack[m] | <Melkhior> "depends on your use case I guess..." <- did you recompile on-device? I'm trying to figure out how to get a compiler into the buildroot, seems buildroot doesn't let you do that because they want to save space? | 07:28 |
| sajattack[m] | all it'll give me is binutils | 07:29 |
| sajattack[m] | I guess I could do a filesystem overlay | 07:29 |
| sajattack[m] | but then I'd need a way to cross-compile gcc which doesn't sound like a good time | 07:30 |
| sajattack[m] | I've done it before raspberry pi actually | 07:32 |
| sajattack[m] | but it wasn't especially fun | 07:32 |
| sajattack[m] | I think I just delayed my "what the hell do I do with this now" by a few days 😆 | 07:45 |
| sajattack[m] | but no regrets | 07:45 |
| *** cr1901 <cr1901!~William@2601:8d:8600:911:b802:fc22:d5c1:f82a> has quit IRC (Read error: Connection reset by peer) | 11:23 | |
| *** cr1901 <cr1901!~William@2601:8d:8600:911:d12a:5ac6:c44f:6445> has joined #litex | 11:25 | |
| *** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 11:38 | |
| *** TMM_ <[email protected]> has joined #litex | 11:38 | |
| cr1901 | >(3:30:28 AM) sajattack[m]: but then I'd need a way to cross-compile gcc which doesn't sound like a good time | 11:50 |
| cr1901 | I wish the targets "all-{,target}-*" were documented instead of me having to read the source of the gcc Makefile (which is maybe the only use I've seen of GNU autogen in the wild) | 11:50 |
| *** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 13:08 | |
| *** TMM_ <[email protected]> has joined #litex | 13:08 | |
| *** yosys-questions <[email protected]> has quit IRC (Quit: Client closed) | 13:18 | |
| _florent_ | sajattack[m]: Thanks for the issue, I'll try to simplify using this configuration. | 13:35 |
| _florent_ | That's also a bit sad to see 8KB/s upload on a PCIe link is usually use on other designs for >12Gbps DMA xfers :) I'll have a closer look at litex_server/litex_term use over PCIe to see where we loose that much efficiency... | 13:38 |
| _florent_ | tpw_rules: Thanks for the files, I just had a look at it: They are very similar to the one I'm generating locally and ./sqrl_acorn.py --with-pcie --uart-name=crossover --build also fails here. | 13:40 |
| _florent_ | I'll improve the constraints, for now you can comment these lines: https://github.com/litex-hub/litex-boards/blob/master/litex_boards/targets/sqrl_acorn.py#L107-L111 | 13:41 |
| _florent_ | tpw_rules: sajattack[m] is using a very similar configuration I think | 13:42 |
| *** michalsieron <[email protected]> has joined #litex | 14:11 | |
| *** michalsieron <[email protected]> has quit IRC (Client Quit) | 14:13 | |
| _florent_ | tpw_rules: the build should be fixed with: https://github.com/enjoy-digital/litex/commit/6c2bc0232370c4af13cc66db0847522105f91013 | 14:29 |
| _florent_ | and https://github.com/litex-hub/litex-boards/commit/129b95f9b514dd469674d22e2304f99e9515c805 | 14:29 |
| *** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Quit: Leaving) | 14:56 | |
| *** futarisIRCcloud <[email protected]> has quit IRC (Quit: Connection closed for inactivity) | 15:02 | |
| *** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has quit IRC (Quit: Connection reset by peep) | 15:40 | |
| sajattack[m] | _florent_: would I see any benefits updating to that or do the timing constraints not effect much? | 16:09 |
| _florent_ | not really but the P&R will be faster | 16:09 |
| sajattack[m] | oh ok | 16:10 |
| sajattack[m] | yeah I didn't expect it would change much | 16:10 |
| sajattack[m] | faster pnr is good though | 16:11 |
| sajattack[m] | seeing as I'm building hexacore hexafpu | 16:11 |
| sajattack[m] | looking for things to do and having trouble sleeping last night, I got a rust binary compiled for vexriscv linux using the rust std library | 16:12 |
| sajattack[m] | I'm about to see if it works once the cpio uploads | 16:12 |
| sajattack[m] | 96% | 16:12 |
| *** yosys-questions <[email protected]> has joined #litex | 16:13 | |
| sajattack[m] | https://hastebin.com/tefekadegu.typescript | 16:14 |
| tpb | Title: hastebin (at hastebin.com) | 16:14 |
| sajattack[m] | 🥳 | 16:15 |
| _florent_ | sajattack[m]: nice | 16:24 |
| *** _whitelogger <[email protected]> has quit IRC (Remote host closed the connection) | 16:47 | |
| tpw_rules | sajattack[m]: can you share how you got that running? i am interested in giving it a whirl on my board; have been having trouble getting it to do much of anything interesting | 16:47 |
| *** _whitelogger <[email protected]> has joined #litex | 16:47 | |
| sajattack[m] | I built this for 32 bit and used it as the linker for the rust target riscv32gc-unknown-linux-gnu with -Zbuild-std https://github.com/riscv-software-src/riscv-gnu-toolchain | 16:48 |
| tpw_rules | i more mean the gateware and loading linux onto it | 16:49 |
| sajattack[m] | https://gist.github.com/sajattack/701a8d677ec01fe51b423ebbfa013c22 oh ok, I thought you meant the rust | 16:50 |
| sajattack[m] | for the bitstream, I made some notes here https://github.com/litex-hub/linux-on-litex-vexriscv/issues/249 | 16:50 |
| *** Martoni42 <Martoni42!~Martoni@2a03:d604:103:600:2ad2:44ff:fe23:2f72> has joined #litex | 18:12 | |
| *** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #litex | 19:10 | |
| *** yosys-questions <[email protected]> has quit IRC (Quit: Client closed) | 20:17 | |
| jevinskie[m] | I modified serial2tcp into serial2udp so you get first/last framing. Hooked it up to SPIMaster with a simple stream FSM for a SimSPIMaster :) | 20:51 |
| *** Martoni42 <Martoni42!~Martoni@2a03:d604:103:600:2ad2:44ff:fe23:2f72> has quit IRC (Ping timeout: 260 seconds) | 20:58 | |
| *** yosys-questions <[email protected]> has joined #litex | 21:02 | |
| *** yosys-questions <[email protected]> has quit IRC (Quit: Client closed) | 21:08 | |
| *** yosys-questions <[email protected]> has joined #litex | 21:19 | |
| *** C-Man <[email protected]> has joined #litex | 21:26 | |
| *** lexano <lexano!~lexano@cpe00e06722f0e4-cm98524a70e35e.cpe.net.cable.rogers.com> has quit IRC (Ping timeout: 252 seconds) | 21:43 | |
| *** G33KatWork <[email protected]> has joined #litex | 21:44 | |
| G33KatWork | heyjo! I have a question about simulating something I am currently writing using litex - it might be more of a migen question, but anyway, here we go: I am trying to build a receiver for a protocol. To test the synchronization features of my receiver, I need a sender in a testbench in a different clock domain than the receiver. I already have two generators in my testbench, one for the transmitter which | 21:49 |
| G33KatWork | shoves bits with the right timing over a pad into the receiver running in another generator. Now to simulate a slowly drifting clock, I want the sender and receiver generator to run in different clock domains. Let's say the receiver runs at 10MHz, I want the sender to run at a sliiiighly slower or fast clock. Is that possible? I couldn't find an example that actually does this, so I thought I'd ask here. | 21:49 |
| G33KatWork | nevermind. I just got the idea to check out the more complicated external cores like litesata and I immediately found it. Just add clocks in the clocks dict and change the list of generators passed to run_simulation to a dict of lists where the key is the clock domain name and the value the list of generators | 22:00 |
| G33KatWork | like this: https://github.com/enjoy-digital/litesata/blob/master/test/test_bist.py#L69-L76 | 22:00 |
| *** lexano <lexano!~lexano@cpe00e06722f0e4-cm98524a70e35e.cpe.net.cable.rogers.com> has joined #litex | 22:02 | |
| *** lexano <lexano!~lexano@cpe00e06722f0e4-cm98524a70e35e.cpe.net.cable.rogers.com> has quit IRC (Ping timeout: 265 seconds) | 22:14 | |
| *** lexano <lexano!~lexano@cpe00e06722f0e4-cm98524a70e35e.cpe.net.cable.rogers.com> has joined #litex | 22:26 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!