Sunday, 2021-02-14

*** tpb has joined #yosys00:00
*** srk has quit IRC00:00
*** srk has joined #yosys00:03
*** kristianpaul has quit IRC00:04
*** kristianpaul has joined #yosys00:05
*** lf has quit IRC00:24
*** lf has joined #yosys00:24
*** philtor has joined #yosys00:26
*** dxld has quit IRC00:49
*** dxld has joined #yosys00:52
*** vidbina_ has quit IRC02:08
*** craigo has joined #yosys02:16
*** citypw has joined #yosys02:23
*** citypw has quit IRC02:24
*** citypw has joined #yosys02:25
*** Degi_ has joined #yosys03:50
*** Degi has quit IRC03:50
*** Degi_ is now known as Degi03:50
*** _whitelogger has quit IRC03:57
*** _whitelogger has joined #yosys03:59
*** jfcaron has quit IRC05:00
*** _whitelogger has quit IRC05:09
*** _whitelogger has joined #yosys05:11
*** citypw has quit IRC05:33
*** emeb_mac has quit IRC06:05
*** futarisIRCcloud has quit IRC06:44
*** _whitelogger has quit IRC07:54
*** _whitelogger has joined #yosys07:56
*** FFY00 has quit IRC08:18
*** FFY00 has joined #yosys08:19
*** fevv8[m] has quit IRC09:00
*** citypw has joined #yosys10:21
*** evil_chuck has joined #yosys10:56
*** evil_chuck has left #yosys10:56
*** jakobwenzel has joined #yosys12:28
*** futarisIRCcloud has joined #yosys12:36
*** daveshah is now known as gatecat13:04
*** gmc has joined #yosys13:27
*** jfcaron has joined #yosys14:25
*** jfcaron has quit IRC14:49
aggi've been playing with running lots of nextpnr seeds and noticed that even seemingly insignificant/very small changes to my design can lead to large shifts in the nextpnr timing distribution, as though yosys/abc is either finding a bad seed or (assuming it's all deterministic) has very high sensitivity to initial conditions; are there any knobs i can tweak inside synthesis?15:04
aggfor example, I have a design with 300 luts and might get 80+-5MHz from 500 nextpnr runs, and swapping the order of a small priority encoder drops the whole distribution 10MHz, same number of cells used15:06
aggI don't have an exact example case to share yet (and mostly I'm going through nmigen too, which adds another layer), but I've noticed it happening several times while trying to improve timing on this design15:06
agg(e.g. in nmigen I have an if/elif that drives a registered signal, and just swapping their ordering can cause this huge change in timing distribution, and then making another small change elsewhere restores it)15:08
*** srk has quit IRC15:08
*** srk has joined #yosys15:09
*** danvet has joined #yosys16:14
*** srk has quit IRC17:08
*** srk has joined #yosys17:09
*** emeb_mac has joined #yosys17:32
*** citypw has quit IRC17:34
*** futarisIRCcloud has quit IRC17:44
*** craigo has quit IRC18:37
*** Thorn has joined #yosys19:06
*** jfcaron has joined #yosys19:22
*** X-Scale` has joined #yosys19:34
*** X-Scale has quit IRC19:35
*** X-Scale` is now known as X-Scale19:35
*** vidbina_ has joined #yosys19:48
*** vup has quit IRC20:40
*** vup has joined #yosys20:55
*** danvet has quit IRC22:19
*** vidbina_ has quit IRC23:05

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!