| *** tpb has joined #yosys | 00:00 | |
| *** _whitelogger has quit IRC | 01:15 | |
| *** _whitelogger has joined #yosys | 01:17 | |
| *** maartenBE has quit IRC | 02:20 | |
| *** maartenBE has joined #yosys | 02:26 | |
| *** AdamHorden has quit IRC | 02:33 | |
| *** AdamHorden has joined #yosys | 03:25 | |
| *** Degi has quit IRC | 03:41 | |
| *** Degi has joined #yosys | 03:43 | |
| *** futarisIRCcloud has quit IRC | 04:09 | |
| *** LJ_cache has quit IRC | 04:32 | |
| *** kristianpaul has quit IRC | 07:14 | |
| *** kristianpaul has joined #yosys | 07:19 | |
| *** citypw has joined #yosys | 07:29 | |
| *** az0re has quit IRC | 07:46 | |
| *** AdamHorden has quit IRC | 08:02 | |
| *** AdamHorden has joined #yosys | 08:03 | |
| *** Asu has joined #yosys | 08:04 | |
| *** Asu has quit IRC | 08:05 | |
| *** Asu has joined #yosys | 08:06 | |
| *** SpaceCoaster_ has quit IRC | 12:14 | |
| *** SpaceCoaster has joined #yosys | 12:16 | |
| *** X-Scale` has joined #yosys | 13:20 | |
| *** X-Scale has quit IRC | 13:21 | |
| *** X-Scale` is now known as X-Scale | 13:21 | |
| *** cr1901_modern has quit IRC | 13:39 | |
| *** cr1901_modern has joined #yosys | 13:43 | |
| *** emeb has joined #yosys | 14:15 | |
| *** futarisIRCcloud has joined #yosys | 14:16 | |
| *** AdamHorden has quit IRC | 15:43 | |
| *** AdamHorden has joined #yosys | 15:44 | |
| *** Vuokko has joined #yosys | 16:17 | |
| Vuokko | Hi! | 16:18 |
|---|---|---|
| *** citypw has quit IRC | 16:21 | |
| Vuokko | I have relaatively small problem. I need to do some about 60 volts switching matrix and it will be cominatorial logic. Can yosys synthesize this to discrete transistors? | 16:23 |
| mwk | not really, but it can synthesize it to standard CMOS cells | 16:31 |
| mwk | which can then trivially be broken down to transistors | 16:31 |
| Lofty | Not even that | 16:32 |
| Lofty | Yosys can either use Liberty cells | 16:33 |
| Lofty | So if you write your own liberty cells, you can get a netlist | 16:34 |
| Lofty | For example, I wrote a Liberty cell library for the 7400 logic family | 16:35 |
| Vuokko | OK. I think I have seen that blog post | 16:36 |
| Lofty | That hackaday article was on me and pepijndevos, yeah | 16:36 |
| sorear | I'm a little unsure what you're trying to do, yosys will automate the process of telling you what logic gates to use to implement something described in verilog, but that's mostly useful if you have hundreds of them | 16:43 |
| Vuokko | The system goes like this: I have an FPGA and there is my quick real time system. It is also the last place where I have pins left and those aren't just enough either. So I could make the last logic part with the power supply after all I'm controlling it | 16:48 |
| Lofty | Partitioning logic is a tricky problem | 16:50 |
| Vuokko | thanks for solving my problem. I totally forgot shift registers and latches in 7400 logics.I can solve with that my current problem. | 17:15 |
| Lofty | Well, Yosys can't really map either | 17:17 |
| Lofty | Latches are difficult because they're combinational | 17:17 |
| Vuokko | but I also took a look at the the 7400-liberty project... I could try to write a tedax exporter for using pcb-rnd. do you have any json file available? I believe kicad exporter uses that | 17:17 |
| Lofty | Vuokko: Yosys' write_json does exactly that | 17:17 |
| Vuokko | I'm just lazy as I don't have yousys installed on this computer :) so that's why I asked for a file | 17:19 |
| *** Asu has quit IRC | 17:55 | |
| *** Asu has joined #yosys | 18:28 | |
| *** Asu has joined #yosys | 19:14 | |
| *** cr1901_modern has quit IRC | 19:58 | |
| *** cr1901_modern has joined #yosys | 19:58 | |
| *** DaKnig has joined #yosys | 20:08 | |
| *** X-Scale` has joined #yosys | 20:32 | |
| *** X-Scale has quit IRC | 20:34 | |
| *** X-Scale` is now known as X-Scale | 20:34 | |
| *** az0re has joined #yosys | 21:21 | |
| *** Asu has quit IRC | 21:21 | |
| *** emeb has quit IRC | 21:25 | |
| *** emeb has joined #yosys | 21:27 | |
| *** FFY00 has quit IRC | 22:46 | |
| *** FFY00 has joined #yosys | 22:47 | |
| *** lf has quit IRC | 23:44 | |
| *** lf has joined #yosys | 23:45 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!