Sunday, 2020-08-23

*** tpb has joined #yosys00:00
*** Degi has quit IRC00:05
*** Degi has joined #yosys00:06
*** kraiskil has quit IRC00:17
*** emeb has quit IRC00:27
*** peeps[zen] is now known as peepsalot00:34
cr1901_modernhttps://gist.github.com/cr1901/e870ac71283c792a20f6d4a0ee23cb37 Okay I'm reasonably happy with this script. Spent waaay too much time optimizing it, but it's worth it in the sense that I track upstream enough that I'll eventually make up the time00:37
tpbTitle: FOSS FPGA Toolchain Build Script · GitHub (at gist.github.com)00:37
cr1901_modernwhitequark: Btw, this didn't work for me (as part of a test) until I set ICE40_CHIPDB to "${CMAKE_CURRENT_BINARY_DIR}/chipdb" https://github.com/YosysHQ/nextpnr/blob/master/ice40/CMakeLists.txt#L8800:45
tpbTitle: nextpnr/CMakeLists.txt at master · YosysHQ/nextpnr · GitHub (at github.com)00:45
cr1901_modernerr ECP5_CHIPDB*, but it's analogous00:45
whitequarkcr1901_modern: oh, that's prob a typo00:46
whitequarkthink you can send a PR?00:46
cr1901_modernYes, give me a minute and I will00:47
cr1901_modernwhitequark: https://github.com/YosysHQ/nextpnr/pull/49101:15
tpbTitle: Fix MESSAGE indicating where externally-built .bbas live. by cr1901 · Pull Request #491 · YosysHQ/nextpnr · GitHub (at github.com)01:15
*** cr1901_modern has quit IRC02:43
*** citypw has joined #yosys02:49
*** cr1901_modern has joined #yosys02:56
*** cr1901_modern has quit IRC03:08
*** cr1901_modern has joined #yosys03:09
*** cr1901_modern has quit IRC03:12
*** cr1901_modern has joined #yosys03:15
*** cr1901_modern has quit IRC03:31
*** cr1901_modern has joined #yosys03:35
*** cr1901_modern has quit IRC03:44
*** cr1901_modern has joined #yosys03:44
*** Degi has quit IRC04:01
*** Degi has joined #yosys04:01
*** az0re has quit IRC04:21
*** cr1901_modern has quit IRC04:28
*** cr1901_modern has joined #yosys04:34
*** cr1901_modern has quit IRC04:38
*** cr1901_modern has joined #yosys04:40
*** cr1901_modern has quit IRC04:42
*** cr1901_modern has joined #yosys04:43
*** proteusguy has quit IRC05:04
*** cr1901_modern has quit IRC05:06
*** cr1901_modern has joined #yosys05:07
*** cr1901_modern has quit IRC05:10
*** cr1901_modern has joined #yosys05:11
*** proteusguy has joined #yosys05:17
*** cr1901_modern has quit IRC05:22
*** cr1901_modern has joined #yosys05:26
*** _whitelogger has quit IRC05:39
*** _whitelogger has joined #yosys05:41
*** cr1901_modern has quit IRC05:47
*** cr1901_modern has joined #yosys05:54
*** cr1901_modern has quit IRC06:24
*** xtro has quit IRC06:31
*** cr1901_modern has joined #yosys06:34
*** cr1901_modern has quit IRC06:38
*** cr1901_modern has joined #yosys06:39
*** cr1901_modern has quit IRC06:43
*** az0re has joined #yosys06:55
*** emeb_mac has quit IRC06:55
*** Asu has joined #yosys07:05
*** Asu has quit IRC07:13
*** Asuu has joined #yosys07:13
*** cr1901_modern has joined #yosys07:32
*** svenn has quit IRC08:17
*** sorear has quit IRC08:17
*** sorear has joined #yosys08:19
*** svenn has joined #yosys08:20
*** y2kbugger has quit IRC08:25
*** tannewt has quit IRC08:25
*** ovf has quit IRC08:25
*** thoughtpolice has quit IRC08:26
*** y2kbugger has joined #yosys08:27
*** tannewt has joined #yosys08:27
*** esden has quit IRC08:27
*** esden has joined #yosys08:29
*** thoughtpolice has joined #yosys08:30
*** ovf has joined #yosys08:31
*** craigo has quit IRC09:13
*** kraiskil has joined #yosys09:40
thardindkozel: haven't looked at gr internals yet, but sounds promising10:24
*** citypw has quit IRC10:29
*** kraiskil has quit IRC10:38
*** peeps[zen] has joined #yosys11:45
*** peepsalot has quit IRC11:45
*** anuejn has quit IRC12:23
*** vup has quit IRC12:23
*** vup has joined #yosys12:32
*** kraiskil has joined #yosys12:38
*** vup2 has joined #yosys13:21
*** vup has quit IRC13:21
thardindoes yosys not implement $fdisplay? I tried enabling systemverilog. no dice13:43
thardinI'd like my assertion messages to go to stderr, and/or to show up even with yosys -q13:43
daveshahHave you tried $error, outside of a block ?13:46
*** _whitelogger has quit IRC13:51
thardinI can do $error outside initial, yes13:51
*** citypw has joined #yosys13:51
thardinoh, it's the $finish tripping it up13:53
*** _whitelogger has joined #yosys13:53
thardin`define assert(signal, value) if (signal !== value) $error({"ASSERTION FAILED: ", `"signal`", " != ", `"value`"});13:55
thardinworks13:55
thardin`define assert(cond) if (!(cond)) $error({"ASSERTION FAILED: ", `"cond`"});13:57
thardineven simpler13:57
DaKnigcan yosys spit out vhdl?14:15
*** vup2 has quit IRC14:18
*** vup has joined #yosys14:19
lambdaDaKnig: afaik no, not even with verific - there's a WIP at https://github.com/ghdl/ghdl-yosys-plugin/pull/122, but that's definitely not ready yet14:44
*** kraiskil has quit IRC15:01
*** xtro has joined #yosys15:11
*** xtro has quit IRC15:20
*** emeb_mac has joined #yosys16:45
*** Thorn has quit IRC16:45
*** citypw has quit IRC17:12
*** kraiskil has joined #yosys17:15
*** emeb_mac has quit IRC17:21
*** craigo has joined #yosys17:55
*** kristianpaul has joined #yosys18:16
*** xtro has joined #yosys18:50
*** kraiskil has quit IRC19:08
*** kraiskil has joined #yosys19:11
*** kristianpaul has quit IRC19:32
*** kraiskil has quit IRC20:03
*** kristianpaul has joined #yosys20:04
thardinhttp://blog.notdot.net/2012/10/Build-your-own-FPGA   fun20:24
tpbTitle: Build your own FPGA - Nick's Blog (at blog.notdot.net)20:24
*** emeb_mac has joined #yosys20:27
LoftyWhy stop at that?20:28
LoftyI wrote a Yosys script to synthesise Verilog into 74xx logic20:29
tntstill waiting for that 7400 riscv :p20:34
*** Asuu has quit IRC21:16
*** kristianpaul has quit IRC21:18
*** esden has quit IRC21:41
*** ovf has quit IRC21:41
*** tannewt has quit IRC21:42
*** thoughtpolice has quit IRC21:44
*** tannewt has joined #yosys21:45
*** thoughtpolice has joined #yosys21:49
*** esden has joined #yosys21:49
*** ovf has joined #yosys21:50
*** emeb_mac has quit IRC23:18
*** emeb_mac has joined #yosys23:19
*** proteusguy has quit IRC23:21
*** proteusguy has joined #yosys23:34
*** lf has quit IRC23:57
*** lf_ has joined #yosys23:57

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!