| *** tpb has joined #yosys | 00:00 | |
| *** Nazara has quit IRC | 00:00 | |
| *** Nazara has joined #yosys | 00:02 | |
| *** Degi_ has joined #yosys | 00:04 | |
| *** Degi has quit IRC | 00:07 | |
| *** Degi_ is now known as Degi | 00:07 | |
| *** gorbak25 has quit IRC | 00:58 | |
| *** mithro has quit IRC | 02:22 | |
| *** rjeli has quit IRC | 02:24 | |
| *** rohitksingh has quit IRC | 02:26 | |
| *** rjeli has joined #yosys | 02:27 | |
| *** emilazy has quit IRC | 02:27 | |
| *** bubble_buster has quit IRC | 02:30 | |
| *** emeb has left #yosys | 02:31 | |
| *** bubble_buster has joined #yosys | 02:34 | |
| *** mithro has joined #yosys | 02:36 | |
| *** emilazy has joined #yosys | 02:41 | |
| *** rohitksingh has joined #yosys | 02:41 | |
| *** sorear has quit IRC | 03:05 | |
| *** sorear has joined #yosys | 03:08 | |
| *** FFY00 has quit IRC | 03:18 | |
| *** FFY00 has joined #yosys | 03:18 | |
| *** FFY00 has quit IRC | 03:25 | |
| *** FFY00 has joined #yosys | 03:25 | |
| *** citypw has joined #yosys | 03:26 | |
| *** craigo has joined #yosys | 03:34 | |
| *** FFY00 has quit IRC | 04:16 | |
| *** FFY00 has joined #yosys | 04:16 | |
| *** az0re has quit IRC | 04:24 | |
| *** az0re has joined #yosys | 04:35 | |
| *** LJ_cache has quit IRC | 04:39 | |
| *** FFY00 has quit IRC | 04:46 | |
| *** FFY00 has joined #yosys | 04:47 | |
| *** FFY00 has quit IRC | 04:57 | |
| *** FFY00 has joined #yosys | 04:58 | |
| *** anticw has quit IRC | 05:56 | |
| *** anticw has joined #yosys | 05:59 | |
| *** emeb_mac has quit IRC | 06:01 | |
| *** jordigw has joined #yosys | 06:04 | |
| *** _whitelogger has joined #yosys | 06:32 | |
| *** kraiskil has joined #yosys | 07:01 | |
| *** Asu has joined #yosys | 07:12 | |
| *** xtro has quit IRC | 07:14 | |
| *** Asu has quit IRC | 07:28 | |
| *** Asuu has joined #yosys | 07:28 | |
| *** kraiskil has quit IRC | 07:28 | |
| *** Asuu has quit IRC | 07:34 | |
| *** Asuu has joined #yosys | 07:37 | |
| *** Asu has joined #yosys | 07:47 | |
| *** Asuu has quit IRC | 07:47 | |
| *** kraiskil has joined #yosys | 07:48 | |
| *** craigo has quit IRC | 07:51 | |
| *** Forty-Bot has quit IRC | 09:59 | |
| *** cr1901_modern has quit IRC | 11:01 | |
| thardin | what's the equivalent if #if and #error in verilog? `ifdef and `ifndef exist, but `if and `error do not | 11:14 |
|---|---|---|
| thardin | what I want to do is check certain parameters and have yosys error out in case of incompatible combinations | 11:15 |
| Lofty | thardin: try using generate if and $error | 11:24 |
| thardin | I found some snippets defining an assert macro | 11:28 |
| *** Thorn has quit IRC | 11:36 | |
| *** Thorn has joined #yosys | 11:37 | |
| *** peeps[zen] has quit IRC | 11:38 | |
| *** Forty-Bot has joined #yosys | 11:40 | |
| *** peeps[zen] has joined #yosys | 11:41 | |
| *** FFY00 has quit IRC | 11:54 | |
| *** FFY00 has joined #yosys | 11:55 | |
| DaKnig | you can switch to sv and use assert :) | 12:02 |
| Lofty | DaKnig: that's not the behaviour thardin is looking for - $assert does not make Yosys error out, as far as I know | 12:03 |
| DaKnig | ah, they want the synth to error out | 12:04 |
| *** cr1901_modern has joined #yosys | 12:12 | |
| cr1901_modern | I'm trying an experiment to build chipdbs in nextpnr ahead of time, and I'm quite confused about the options I need to set. Why do we need to set EXTERNAL_CHIPDB if there's already a (for instance) "ECP5_CHIPDB" variable? | 12:14 |
| cr1901_modern | What does the BBASM_MODE value "embed" mean? How does it interact with the other two variables above? | 12:15 |
| Lofty | daveshah: ^ | 12:15 |
| daveshah | I have no idea tbh | 12:16 |
| daveshah | I'd have to look at that code again | 12:16 |
| daveshah | These instructions should work, https://github.com/YosysHQ/nextpnr#pre-generating-chip-databases | 12:19 |
| tpb | Title: GitHub - YosysHQ/nextpnr: nextpnr portable FPGA place and route tool (at github.com) | 12:19 |
| daveshah | ECP5_CHIPDB selects the bba files to use for the build, EXTERNAL_CHIPDB actually configures it to mmap the chipdbs at runtime rather than include them in the binary | 12:20 |
| cr1901_modern | Okay, so what I can gather then, the CMake projects to build the chipdbs only generate the .bbas | 12:21 |
| cr1901_modern | https://github.com/YosysHQ/nextpnr/blob/master/ecp5/CMakeLists.txt#L114 | 12:22 |
| tpb | Title: nextpnr/CMakeLists.txt at master · YosysHQ/nextpnr · GitHub (at github.com) | 12:22 |
| cr1901_modern | So you can't cross-compile the *bins from the chipdbs- only the *.bbas | 12:24 |
| cr1901_modern | Oh wait... I remember what embed does... that's some weird C++ extension that effectively implements "incbin" found in an assembler worth its salt | 12:28 |
| *** Forty-Bot has quit IRC | 12:28 | |
| cr1901_modern | https://lists.isocpp.org/sg16/2019/11/0923.php | 12:30 |
| tpb | Title: sg16: [SG16-Unicode] [ #embed_str ] Unicode Input (at lists.isocpp.org) | 12:30 |
| *** Forty-Bot has joined #yosys | 12:30 | |
| thardin | DaKnig: I've looked a bit at SV, might give some of its features a go at some point | 12:33 |
| thardin | for now I'm happy just making sure parameters are sensible :) | 12:33 |
| DaKnig | (I dont even use sv or suggest using it; its just that in many cases you are using sv features when you think you are doing just verilog) | 12:36 |
| thardin | aha | 12:37 |
| thardin | I take it negative shifts aren't a thing? else these checks would be less necessary | 12:37 |
| thardin | as in 3 >> -1 == 6 | 12:38 |
| DaKnig | parens | 12:41 |
| *** Asu has quit IRC | 12:44 | |
| *** emeb has joined #yosys | 12:46 | |
| Lofty | thardin: that would require much more hardware, so no, negative shifts are not a thing | 12:48 |
| *** Asu has joined #yosys | 12:54 | |
| cr1901_modern | >So you can't cross-compile the *bins from the chipdbs- only the *.bbas | 13:00 |
| cr1901_modern | This isn't as bad as I thought... because the *.bbas compress REALLY well to send them over network | 13:00 |
| *** Asu has quit IRC | 13:04 | |
| *** Asu has joined #yosys | 13:16 | |
| *** kraiskil has quit IRC | 14:00 | |
| *** Asuu has joined #yosys | 14:01 | |
| *** Asu has quit IRC | 14:03 | |
| thardin | Lofty: aw | 14:17 |
| thardin | though that just means an if is necessary | 14:17 |
| *** kraiskil has joined #yosys | 15:12 | |
| thardin | has anyone tried using yosys together with gnuradio? as in compiling a grc flowgraph using yosys | 15:27 |
| thardin | because it strikes me that a direct conversion receiver should be possible using the UP5K | 15:27 |
| daveshah | I think dkozel or tnt might have been? | 15:27 |
| tnt | thardin: huh what now ? You can't take an arbitrary flow graph coded in C++ and just "compile" it to a FPGA ... | 15:39 |
| tnt | you could do something akin to rfnoc where you use the gui to basically 'connect' stuff but each block still needs to be implemented for your target fpga. (and then write approproate architecture on the fpga to pass data between them etc ...) | 15:40 |
| tnt | And that's especially true for something like a UP5k whih is rather slow and small and so you need implementation tailored to it to use it to its full potential. | 15:41 |
| thardin | tnt: I mean on the GRC level | 15:48 |
| thardin | I'm fairly sure I've read gnuradio can put parts of a flowgraph on FPGAs | 15:48 |
| *** citypw has quit IRC | 15:49 | |
| Ultrasauce | https://github.com/jpendlum/gr-zynq looks bitrotted and limited in scope | 15:53 |
| tpb | Title: GitHub - jpendlum/gr-zynq: GNU Radio support for Xilinx Zynq based FPGA accelerators (at github.com) | 15:53 |
| thardin | interesting | 15:55 |
| thardin | so it uses some zynq-specific library rather than a general verilog thing? | 15:56 |
| Ultrasauce | a generalized approach would be a huge undertaking | 15:58 |
| thardin | or would it? | 16:00 |
| thardin | red pitaya does something like that, but with R | 16:01 |
| thardin | relies on vivado unfortunately | 16:01 |
| tnt | thardin: yeah, as I mentionned RFNoC ... that targets Xilinx Kintex and the like ... | 16:08 |
| tnt | and as I said, blocks needs to manually implemented, you can just "wire them up" in the gui that's it. | 16:08 |
| thardin | obviously the blocks themselves need implementing. I'm mostly getting at the plumbing side of things :) | 16:10 |
| thardin | gnuradio has no support for bitdepths not a multiple of 8bit tho, I think | 16:11 |
| thardin | ah you said "can" not "can't" | 16:12 |
| DaKnig | you can always pad your signals with 0s | 17:04 |
| DaKnig | if its 12 bits, just connect the top bits to the remaining bits | 17:04 |
| *** xtro has joined #yosys | 17:08 | |
| *** craigo has joined #yosys | 17:12 | |
| *** strongsaxophone has joined #yosys | 17:18 | |
| *** kraiskil has quit IRC | 17:30 | |
| strongsaxophone | exit | 17:38 |
| *** strongsaxophone has quit IRC | 17:38 | |
| thardin | DaKnig: waste of lcs tho | 18:19 |
| Lofty | No? | 18:22 |
| Lofty | That would be purely routing. | 18:22 |
| thardin | hum | 18:25 |
| thardin | i suppose padding would be optimized out | 18:26 |
| Lofty | It *is*, through the wreduce pass. | 18:26 |
| DaKnig | one trick I found recently is that if you use the top bits as the padding, it gives you a bigger range and you still have constant resolution | 19:00 |
| DaKnig | and it makes sense because you are pretty much multiplying by 0b100..01 to get that result | 19:00 |
| DaKnig | so d(3 downto 0) & d(3) & d(2) to get 6 bit samples from 4 bit samples instead of just d(3 downto 0) & (others=>'0') | 19:02 |
| DaKnig | (or whatever the equivalent Verilog is | 19:02 |
| *** maartenBE has quit IRC | 19:46 | |
| *** maartenBE has joined #yosys | 19:52 | |
| *** emeb_mac has joined #yosys | 20:20 | |
| dkozel | thardin: Hey. Yes. I've been writing an example of building LiteX SoCs from GNU Radio Companion flowgraphs | 21:15 |
| dkozel | I have a litepcie DMA Source and Sink block, but lack the time and LiteX experience to get interesting blocks setup correctly | 21:16 |
| *** ayazar1 has joined #yosys | 21:27 | |
| *** ayazar1 has quit IRC | 21:31 | |
| thardin | dkozel: ooh | 21:50 |
| *** tux3 has joined #yosys | 22:33 | |
| *** Asuu has quit IRC | 22:35 | |
| *** _whitelogger has quit IRC | 22:57 | |
| *** kraiskil has joined #yosys | 22:57 | |
| *** _whitelogger has joined #yosys | 22:59 | |
| cr1901_modern | whitequark: Building .bbas on a remote machine and then xferring them to another to build nextpnr works like a charm. Ty for your effort :D! | 23:30 |
| whitequark | i'm happy it works for you! | 23:31 |
| cr1901_modern | I've built yosys/nextpnr enough that I wrote a script to automate it. Added remote .bba support tonight. And for the first time in over a year, I got a working yosys/nextpnr on an ARM machine (plan to add nmigen as well soon). | 23:34 |
| dkozel | thardin: I'd be very interested in chatting about the *extensive* current efforts going on in GR to add much better heterogeneous computing support plumbing | 23:52 |
| dkozel | There's a lot of content about it in the GRCon lineup next month | 23:53 |
| dkozel | I'm hoping to talk about my LiteX proof of concept there, but I'm one block short of a good demo and conference prep is eating all my time | 23:55 |
| *** lf has quit IRC | 23:58 | |
| *** lf has joined #yosys | 23:58 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!