Saturday, 2020-05-09

*** tpb has joined #yosys00:00
*** vidbina has quit IRC00:14
*** indy has quit IRC01:02
*** indy_ has joined #yosys01:05
*** BinaryLust has quit IRC02:25
*** BinaryLust has joined #yosys02:26
*** BinaryLust has quit IRC02:27
*** BinaryLust has joined #yosys02:27
*** emeb has quit IRC02:32
*** Degi has quit IRC03:37
*** Degi_ has joined #yosys03:38
*** Degi_ is now known as Degi03:38
*** BinaryLust has quit IRC04:12
*** N2TOH_ has quit IRC04:31
*** N2TOH has joined #yosys04:32
*** BinaryLust has joined #yosys05:53
*** emeb_mac has quit IRC06:44
*** dys has quit IRC07:37
*** dys has joined #yosys07:40
*** proteusguy has quit IRC07:46
*** proteusguy has joined #yosys07:59
*** citypw has joined #yosys08:26
*** Asu has joined #yosys09:02
*** klotz has joined #yosys09:07
*** klotz has quit IRC09:19
*** Asu is now known as Asuu09:21
*** kraiskil has joined #yosys09:37
*** Asuu has quit IRC09:47
*** Asu has joined #yosys09:47
*** daknig is now known as DaKnig10:37
*** N2TOH has quit IRC11:53
*** N2TOH has joined #yosys11:54
*** kraiskil has quit IRC11:55
*** N2TOH has quit IRC11:58
*** kraiskil has joined #yosys12:09
*** N2TOH has joined #yosys12:26
*** vidbina has joined #yosys12:40
*** N2TOH has quit IRC12:47
*** N2TOH has joined #yosys12:59
*** N2TOH has quit IRC13:23
*** N2TOH has joined #yosys13:38
*** N2TOH has quit IRC13:49
*** kraiskil has quit IRC14:01
*** N2TOH has joined #yosys14:03
*** emeb has joined #yosys14:22
*** N2TOH has quit IRC14:25
*** citypw has quit IRC14:28
*** vidbina has quit IRC14:49
*** N2TOH has joined #yosys14:59
*** vidbina has joined #yosys15:06
sensilleif i had a RAM with rport and one wport, and an additional access to a fixes address (e.g. 0), would yosys be able to infer a single BRAM and duplicate write to that address to a separate register?15:28
daveshahNo, it would see two read ports and duplicate the BRAM15:30
sensilleok, so i have to do that explicitly15:30
daveshahYes15:30
sensillewhat does "Bram port B1 has incompatible enable structure." for TRELLIS_DPR16X4 mean?16:18
sensilleor can i somehow find the rules myself?16:19
*** N2TOH_ has joined #yosys16:22
*** N2TOH has quit IRC16:22
sensilleif (last_en_bit != wr_en[i + cell_port_i*mem_width])16:22
sensilledoesn't help me, though ;)16:25
*** kraiskil has joined #yosys16:25
*** BinaryLust has quit IRC16:33
*** kraiskil has quit IRC16:34
*** kraiskil has joined #yosys16:57
sensilleat least moving the write back one cycle helped17:06
*** __builtin_trap is now known as smkz17:37
*** kraiskil has quit IRC18:39
*** BinaryLust has joined #yosys19:00
*** vidbina has quit IRC19:36
*** dys has quit IRC19:44
*** kraiskil has joined #yosys20:12
*** Asuu has joined #yosys20:21
*** Asu has quit IRC20:22
*** dys has joined #yosys20:27
*** emeb_mac has joined #yosys20:36
*** kraiskil has quit IRC20:41
*** indy_ has quit IRC21:03
*** indy has joined #yosys21:13
*** az0re has quit IRC21:59
*** Asuu has quit IRC23:16
*** az0re has joined #yosys23:19
*** N2TOH_ is now known as N2TOH23:39

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!