Friday, 2020-01-24

*** tpb has joined #yosys00:00
*** dh73 has joined #yosys00:09
*** rohitksingh has joined #yosys01:02
*** rohitksingh has quit IRC01:10
*** rohitksingh has joined #yosys01:15
*** citypw has joined #yosys01:27
*** dh73 has quit IRC01:44
*** attie has joined #yosys02:57
*** attie has quit IRC03:01
*** rohitksingh has quit IRC03:10
*** benzn1989 has joined #yosys03:13
benzn1989Any experts on nextpnr here? Trying to manually place some things and don't really see how this is supposed to work given that the HEaP manually rips up everything on every iteration.03:14
benzn1989Perhaps I can figure out how the SB_IOs are constrained03:28
benzn1989(since they definitely aren't allowed to move around)03:28
*** s_frit_ has quit IRC03:31
*** s_frit has joined #yosys03:31
benzn1989Aha, it rips up everything that's not the root of a carry chain04:14
*** oldtopman has joined #yosys05:44
*** futarisIRCcloud has quit IRC05:55
*** X-Scale` has joined #yosys06:18
*** X-Scale has quit IRC06:18
*** X-Scale` is now known as X-Scale06:19
*** show1 has quit IRC06:20
*** futarisIRCcloud has joined #yosys06:22
*** mirage335 has quit IRC06:25
*** dys has quit IRC08:16
*** show1 has joined #yosys08:45
*** mirage335 has joined #yosys09:03
*** dys has joined #yosys09:11
*** vidbina_ has joined #yosys10:13
*** bubble_buster has quit IRC10:46
*** bubble_buster has joined #yosys10:47
*** vidbina_ has quit IRC10:54
*** mithro has quit IRC10:56
*** mithro has joined #yosys10:57
*** attie has joined #yosys10:58
*** attie has quit IRC11:03
*** X-Scale` has joined #yosys11:09
*** X-Scale has quit IRC11:09
*** X-Scale` is now known as X-Scale11:10
*** fsasm has joined #yosys11:31
*** vidbina_ has joined #yosys11:36
*** marex-cloud has quit IRC13:18
*** marex-cloud has joined #yosys13:31
*** s_frit has quit IRC13:36
*** s_frit has joined #yosys13:37
*** rohitksingh has joined #yosys13:45
*** benzn1989 has quit IRC13:59
*** dys has quit IRC14:06
*** attie has joined #yosys14:34
*** captain_morgan20 has joined #yosys14:36
*** captain_morgan20 is now known as captain_morgan14:36
*** MoeIcenowy has quit IRC14:51
*** MoeIcenowy has joined #yosys14:51
*** dys has joined #yosys15:07
*** rjeli has quit IRC15:29
*** rjeli has joined #yosys15:29
*** captain_morgan has quit IRC15:30
*** attie has quit IRC15:30
*** captain_morgan has joined #yosys15:31
*** dh73 has joined #yosys15:44
*** fsasm has quit IRC15:48
*** dh73 has quit IRC15:58
*** Jybz has joined #yosys16:07
*** s_frit has quit IRC16:27
*** s_frit has joined #yosys16:27
*** tecepe has quit IRC16:35
*** tecepe has joined #yosys16:35
*** rohitksingh has quit IRC16:40
*** emilazy has quit IRC16:46
*** emilazy has joined #yosys16:47
*** jakobwenzel has quit IRC17:01
*** attie has joined #yosys17:08
*** rohitksingh has joined #yosys17:09
*** citypw has quit IRC17:23
*** develonepi3 has joined #yosys17:24
*** s_frit_ has joined #yosys17:29
*** attie has quit IRC17:30
*** s_frit has quit IRC17:30
*** rohitksingh has quit IRC17:33
*** emeb has joined #yosys17:43
*** rohitksingh has joined #yosys17:57
*** rohitksingh has quit IRC18:07
*** dys has quit IRC18:10
*** show1 has quit IRC18:52
*** rohitksingh has joined #yosys19:43
*** show1 has joined #yosys19:49
*** rohitksingh has quit IRC19:49
*** cr1901_modern has quit IRC19:55
*** attie has joined #yosys19:55
*** cr1901_modern has joined #yosys19:56
*** attie has quit IRC19:57
*** rohitksingh has joined #yosys20:42
*** vidbina_ has quit IRC21:27
*** rohitksingh has quit IRC21:39
awyglethat's odd. i ran the same build of yosys against the same verilog file with synth_ecp5 under windows (cygwin) and under linux and got different results.22:38
daveshahThere are some known issues in that respect22:40
daveshahRelated, iirc, to something like destructor ordering22:40
awyglei see22:41
awyglealso, -abc9 does not work for synth_ecp5 under cygwin (fails to read the lut file). i don't know if that matters to anyone but me tho22:42
daveshahThat's definitely worth filing an issue for22:50
*** Jybz has quit IRC22:52
awyglei suppose i should also include "you have to delete -fPIC to compile under cygwin" as well then23:00
*** rohitksingh has joined #yosys23:01
ZirconiumXI think it's interesting to note how the primary driver of nextpnr performance is bigger target chips.23:03
ZirconiumXe.g. ECP5 resulted in HeAP placement because SA takes a good while23:03
ZirconiumXAnd now Xilinx targeting has router223:03
daveshahrouter2 is nothing to do with Xilinx being bigger fwiw23:04
daveshahIt doesn't actually perform much better even on big ECP5 designs right now23:04
ZirconiumXHmm, I got the impression of that from your Patreon post23:05
daveshahBut on ECP5 sized Xilinx designs it copes much better because it handles the resultant congestion better23:05
ZirconiumXAh, okay23:05
daveshahThe hope was that it would scale better but the most pressing concern was dealing with the congestion from having fewer routing resources23:05
ZirconiumXI had a look at nextpnr-xilinx and noted there was an option for OpenMP acceleration in the CMakeLists23:05
daveshahThere is in normal nextpnr too23:06
daveshahIt speeds up the sparse matrix solving part of HeAP slightly23:06
awygleZirconiumX and I were just talking about this out of band but is nextpnr likely to have an issue routing two independent designs in the same, uh, "project"? i.e. two sections of the chip being totally unconnected and on separate clock domains?23:06
daveshahOverheads mean it is only worth it for big designs23:06
daveshahawygle: unlikely I'd say23:06
daveshahRouter definitely should care23:07
daveshah*shouldn't23:07
ZirconiumXI mean, one of the designs has a target Fmax of a few megahertz23:07
daveshahSo long as each part has some external IO, placement shouldn't be a problem either23:07
ZirconiumXSo it shouldn't have problems in meeting timing23:07
daveshahnextpnr should already optimise each clock domain somewhat separately anyway23:08
awyglelol: "Info: Max frequency for clock 'ap_clk': 192.57 MHz (PASS at 2.00 MHz)"23:09
ZirconiumXI feel like my chess move generator is going to be an excellent example of an overcongested design >.>23:11
awyglenextpnr is so fast ;_; it finished in less than a second, diamond can't even start that fast23:11
ZirconiumXI mean, it depends on the design, naturally23:12
awyglesure, but still23:12
ZirconiumX...I still wish I could use Quartus on out of context designs...23:12
awygleis the packer fully deterministic?23:14
daveshahI think so23:14
*** emeb has quit IRC23:50

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!