*** tpb has joined #yosys | 00:00 | |
*** dh73 has joined #yosys | 00:09 | |
*** rohitksingh has joined #yosys | 01:02 | |
*** rohitksingh has quit IRC | 01:10 | |
*** rohitksingh has joined #yosys | 01:15 | |
*** citypw has joined #yosys | 01:27 | |
*** dh73 has quit IRC | 01:44 | |
*** attie has joined #yosys | 02:57 | |
*** attie has quit IRC | 03:01 | |
*** rohitksingh has quit IRC | 03:10 | |
*** benzn1989 has joined #yosys | 03:13 | |
benzn1989 | Any experts on nextpnr here? Trying to manually place some things and don't really see how this is supposed to work given that the HEaP manually rips up everything on every iteration. | 03:14 |
---|---|---|
benzn1989 | Perhaps I can figure out how the SB_IOs are constrained | 03:28 |
benzn1989 | (since they definitely aren't allowed to move around) | 03:28 |
*** s_frit_ has quit IRC | 03:31 | |
*** s_frit has joined #yosys | 03:31 | |
benzn1989 | Aha, it rips up everything that's not the root of a carry chain | 04:14 |
*** oldtopman has joined #yosys | 05:44 | |
*** futarisIRCcloud has quit IRC | 05:55 | |
*** X-Scale` has joined #yosys | 06:18 | |
*** X-Scale has quit IRC | 06:18 | |
*** X-Scale` is now known as X-Scale | 06:19 | |
*** show1 has quit IRC | 06:20 | |
*** futarisIRCcloud has joined #yosys | 06:22 | |
*** mirage335 has quit IRC | 06:25 | |
*** dys has quit IRC | 08:16 | |
*** show1 has joined #yosys | 08:45 | |
*** mirage335 has joined #yosys | 09:03 | |
*** dys has joined #yosys | 09:11 | |
*** vidbina_ has joined #yosys | 10:13 | |
*** bubble_buster has quit IRC | 10:46 | |
*** bubble_buster has joined #yosys | 10:47 | |
*** vidbina_ has quit IRC | 10:54 | |
*** mithro has quit IRC | 10:56 | |
*** mithro has joined #yosys | 10:57 | |
*** attie has joined #yosys | 10:58 | |
*** attie has quit IRC | 11:03 | |
*** X-Scale` has joined #yosys | 11:09 | |
*** X-Scale has quit IRC | 11:09 | |
*** X-Scale` is now known as X-Scale | 11:10 | |
*** fsasm has joined #yosys | 11:31 | |
*** vidbina_ has joined #yosys | 11:36 | |
*** marex-cloud has quit IRC | 13:18 | |
*** marex-cloud has joined #yosys | 13:31 | |
*** s_frit has quit IRC | 13:36 | |
*** s_frit has joined #yosys | 13:37 | |
*** rohitksingh has joined #yosys | 13:45 | |
*** benzn1989 has quit IRC | 13:59 | |
*** dys has quit IRC | 14:06 | |
*** attie has joined #yosys | 14:34 | |
*** captain_morgan20 has joined #yosys | 14:36 | |
*** captain_morgan20 is now known as captain_morgan | 14:36 | |
*** MoeIcenowy has quit IRC | 14:51 | |
*** MoeIcenowy has joined #yosys | 14:51 | |
*** dys has joined #yosys | 15:07 | |
*** rjeli has quit IRC | 15:29 | |
*** rjeli has joined #yosys | 15:29 | |
*** captain_morgan has quit IRC | 15:30 | |
*** attie has quit IRC | 15:30 | |
*** captain_morgan has joined #yosys | 15:31 | |
*** dh73 has joined #yosys | 15:44 | |
*** fsasm has quit IRC | 15:48 | |
*** dh73 has quit IRC | 15:58 | |
*** Jybz has joined #yosys | 16:07 | |
*** s_frit has quit IRC | 16:27 | |
*** s_frit has joined #yosys | 16:27 | |
*** tecepe has quit IRC | 16:35 | |
*** tecepe has joined #yosys | 16:35 | |
*** rohitksingh has quit IRC | 16:40 | |
*** emilazy has quit IRC | 16:46 | |
*** emilazy has joined #yosys | 16:47 | |
*** jakobwenzel has quit IRC | 17:01 | |
*** attie has joined #yosys | 17:08 | |
*** rohitksingh has joined #yosys | 17:09 | |
*** citypw has quit IRC | 17:23 | |
*** develonepi3 has joined #yosys | 17:24 | |
*** s_frit_ has joined #yosys | 17:29 | |
*** attie has quit IRC | 17:30 | |
*** s_frit has quit IRC | 17:30 | |
*** rohitksingh has quit IRC | 17:33 | |
*** emeb has joined #yosys | 17:43 | |
*** rohitksingh has joined #yosys | 17:57 | |
*** rohitksingh has quit IRC | 18:07 | |
*** dys has quit IRC | 18:10 | |
*** show1 has quit IRC | 18:52 | |
*** rohitksingh has joined #yosys | 19:43 | |
*** show1 has joined #yosys | 19:49 | |
*** rohitksingh has quit IRC | 19:49 | |
*** cr1901_modern has quit IRC | 19:55 | |
*** attie has joined #yosys | 19:55 | |
*** cr1901_modern has joined #yosys | 19:56 | |
*** attie has quit IRC | 19:57 | |
*** rohitksingh has joined #yosys | 20:42 | |
*** vidbina_ has quit IRC | 21:27 | |
*** rohitksingh has quit IRC | 21:39 | |
awygle | that's odd. i ran the same build of yosys against the same verilog file with synth_ecp5 under windows (cygwin) and under linux and got different results. | 22:38 |
daveshah | There are some known issues in that respect | 22:40 |
daveshah | Related, iirc, to something like destructor ordering | 22:40 |
awygle | i see | 22:41 |
awygle | also, -abc9 does not work for synth_ecp5 under cygwin (fails to read the lut file). i don't know if that matters to anyone but me tho | 22:42 |
daveshah | That's definitely worth filing an issue for | 22:50 |
*** Jybz has quit IRC | 22:52 | |
awygle | i suppose i should also include "you have to delete -fPIC to compile under cygwin" as well then | 23:00 |
*** rohitksingh has joined #yosys | 23:01 | |
ZirconiumX | I think it's interesting to note how the primary driver of nextpnr performance is bigger target chips. | 23:03 |
ZirconiumX | e.g. ECP5 resulted in HeAP placement because SA takes a good while | 23:03 |
ZirconiumX | And now Xilinx targeting has router2 | 23:03 |
daveshah | router2 is nothing to do with Xilinx being bigger fwiw | 23:04 |
daveshah | It doesn't actually perform much better even on big ECP5 designs right now | 23:04 |
ZirconiumX | Hmm, I got the impression of that from your Patreon post | 23:05 |
daveshah | But on ECP5 sized Xilinx designs it copes much better because it handles the resultant congestion better | 23:05 |
ZirconiumX | Ah, okay | 23:05 |
daveshah | The hope was that it would scale better but the most pressing concern was dealing with the congestion from having fewer routing resources | 23:05 |
ZirconiumX | I had a look at nextpnr-xilinx and noted there was an option for OpenMP acceleration in the CMakeLists | 23:05 |
daveshah | There is in normal nextpnr too | 23:06 |
daveshah | It speeds up the sparse matrix solving part of HeAP slightly | 23:06 |
awygle | ZirconiumX and I were just talking about this out of band but is nextpnr likely to have an issue routing two independent designs in the same, uh, "project"? i.e. two sections of the chip being totally unconnected and on separate clock domains? | 23:06 |
daveshah | Overheads mean it is only worth it for big designs | 23:06 |
daveshah | awygle: unlikely I'd say | 23:06 |
daveshah | Router definitely should care | 23:07 |
daveshah | *shouldn't | 23:07 |
ZirconiumX | I mean, one of the designs has a target Fmax of a few megahertz | 23:07 |
daveshah | So long as each part has some external IO, placement shouldn't be a problem either | 23:07 |
ZirconiumX | So it shouldn't have problems in meeting timing | 23:07 |
daveshah | nextpnr should already optimise each clock domain somewhat separately anyway | 23:08 |
awygle | lol: "Info: Max frequency for clock 'ap_clk': 192.57 MHz (PASS at 2.00 MHz)" | 23:09 |
ZirconiumX | I feel like my chess move generator is going to be an excellent example of an overcongested design >.> | 23:11 |
awygle | nextpnr is so fast ;_; it finished in less than a second, diamond can't even start that fast | 23:11 |
ZirconiumX | I mean, it depends on the design, naturally | 23:12 |
awygle | sure, but still | 23:12 |
ZirconiumX | ...I still wish I could use Quartus on out of context designs... | 23:12 |
awygle | is the packer fully deterministic? | 23:14 |
daveshah | I think so | 23:14 |
*** emeb has quit IRC | 23:50 |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!