| *** tpb has joined #yosys | 00:00 | |
| *** _whitelogger has quit IRC | 00:51 | |
| *** _whitelogger has joined #yosys | 00:53 | |
| *** _whitelogger has quit IRC | 01:57 | |
| *** Thorn has joined #yosys | 02:41 | |
| *** citypw has joined #yosys | 02:42 | |
| *** _whitelogger has joined #yosys | 04:36 | |
| *** dh73 has quit IRC | 05:10 | |
| *** X-Scale` has joined #yosys | 05:17 | |
| *** X-Scale has quit IRC | 05:18 | |
| *** X-Scale` is now known as X-Scale | 05:18 | |
| *** X-Scale` has joined #yosys | 05:39 | |
| *** X-Scale has quit IRC | 05:40 | |
| *** X-Scale` is now known as X-Scale | 05:40 | |
| *** oldtopman has joined #yosys | 05:44 | |
| *** attie has joined #yosys | 06:50 | |
| *** attie has quit IRC | 06:55 | |
| *** fsasm has joined #yosys | 07:11 | |
| *** s_frit has quit IRC | 07:23 | |
| *** s_frit has joined #yosys | 07:23 | |
| *** s_frit has quit IRC | 07:42 | |
| *** s_frit has joined #yosys | 07:42 | |
| *** rohitksingh has joined #yosys | 08:23 | |
| *** dys has joined #yosys | 08:37 | |
| *** attie has joined #yosys | 08:42 | |
| *** proteusguy has quit IRC | 08:58 | |
| *** mjoldfield has quit IRC | 09:18 | |
| *** mjoldfield has joined #yosys | 09:19 | |
| *** attie has quit IRC | 09:24 | |
| *** vidbina_ has joined #yosys | 09:37 | |
| *** attie has joined #yosys | 09:42 | |
| *** az0re has quit IRC | 09:50 | |
| *** attie has quit IRC | 10:02 | |
| *** attie has joined #yosys | 10:08 | |
| *** blackbit has joined #yosys | 10:15 | |
| blackbit | pepijndevos: i _finally_ got the two Tang Nano boards I ordered back in november. did you find time to work on the yosys support? | 10:34 |
|---|---|---|
| ZirconiumX | blackbit: it got merged into Yosys a good while back | 10:35 |
| *** rohitksingh has quit IRC | 10:36 | |
| blackbit | oh wow | 10:36 |
| blackbit | cool stuff | 10:36 |
| blackbit | will take a look! | 10:36 |
| blackbit | i actually have the rss feed of yosys commits subscribed, i must have overlooked that | 10:36 |
| ZirconiumX | https://github.com/yosyshq/yosys/pulls?utf8=%E2%9C%93&q=is%3Apr+gowin | 10:37 |
| tpb | Title: Pull Requests · YosysHQ/yosys · GitHub (at github.com) | 10:37 |
| *** attie has quit IRC | 10:37 | |
| *** attie has joined #yosys | 10:38 | |
| ZirconiumX | blackbit: ^ | 10:41 |
| *** vidbina_ has quit IRC | 10:44 | |
| *** Stary has quit IRC | 11:21 | |
| *** attie has quit IRC | 11:36 | |
| blackbit | nice | 12:07 |
| *** voxadam has quit IRC | 12:27 | |
| *** vidbina_ has joined #yosys | 12:31 | |
| *** vidbina_ has quit IRC | 12:38 | |
| ZipCPU | I'd like to respond to my own tweet (and thread) https://twitter.com/zipcpu/status/1219386335632461825 by stating that the iCE40 doesn't support memory reads into a register with an initial value | 13:34 |
| ZipCPU | That it's not the synthesizers fault. | 13:34 |
| ZipCPU | I thought I might check here first, though, to double check | 13:34 |
| daveshah | Yes, that's correct, iCE40 BRAM output registers are undefined at startup | 13:35 |
| ZipCPU | ... and so the hardware itself has no way of supporting an initial statement | 13:35 |
| *** rrika has quit IRC | 13:35 | |
| daveshah | Indeed | 13:35 |
| ZipCPU | Also known as, "and this is why we can't have nice things" ... | 13:35 |
| ZipCPU | ;) | 13:35 |
| *** rrika has joined #yosys | 13:37 | |
| whitequark | oof, this makes it even more important to support uninitialized registers in nmigen | 13:43 |
| whitequark | since even some BRAMs require it... | 13:43 |
| ZirconiumX | I think the CV MAC units power up with uninitialised accumulator registers, but I should go check | 13:54 |
| *** gromero has joined #yosys | 14:00 | |
| *** fsasm has quit IRC | 14:18 | |
| *** vidbina_ has joined #yosys | 14:25 | |
| *** attie has joined #yosys | 14:52 | |
| *** attie has quit IRC | 14:57 | |
| *** fsasm has joined #yosys | 15:13 | |
| *** vidbina_ has quit IRC | 15:13 | |
| *** dh73 has joined #yosys | 15:58 | |
| *** attie has joined #yosys | 16:02 | |
| *** citypw has quit IRC | 16:34 | |
| *** dys has quit IRC | 17:24 | |
| *** _whitelogger has quit IRC | 17:33 | |
| *** _whitelogger has joined #yosys | 17:35 | |
| *** attie has quit IRC | 17:56 | |
| *** Jybz has joined #yosys | 18:37 | |
| *** Stary has joined #yosys | 20:02 | |
| Xiretza | I can't seem to get yosys to synthesize asymmetric memories (e.g. one 32-bit write port, one 8-bit read port), neither synth_ecp5 nor synth_xilinx find a matching block RAM. am I doing something wrong or is that just how it is? | 20:03 |
| Xiretza | oh, just found https://github.com/YosysHQ/yosys/issues/1134, sorry. | 20:04 |
| tpb | Title: Issues · YosysHQ/yosys · GitHub (at github.com) | 20:04 |
| *** Jybz has quit IRC | 20:11 | |
| *** attie has joined #yosys | 20:48 | |
| *** bitmapper has joined #yosys | 20:55 | |
| *** attie has quit IRC | 21:10 | |
| *** sandeepkr has quit IRC | 21:39 | |
| *** sandeepkr has joined #yosys | 21:39 | |
| *** blackbit has quit IRC | 22:06 | |
| *** blackbit has joined #yosys | 22:08 | |
| *** pie_ has joined #yosys | 22:19 | |
| *** pie_[bnc] has quit IRC | 22:21 | |
| *** pie_ has quit IRC | 22:24 | |
| *** fsasm has quit IRC | 22:26 | |
| *** miek has quit IRC | 22:42 | |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!