*** tpb has joined #yosys | 00:00 | |
*** proteusguy has quit IRC | 00:58 | |
*** _whitelogger has quit IRC | 01:06 | |
*** _whitelogger has joined #yosys | 01:08 | |
*** proteusguy has joined #yosys | 01:12 | |
*** proteusguy has quit IRC | 01:28 | |
*** proteusguy has joined #yosys | 01:41 | |
*** craigo has joined #yosys | 02:01 | |
*** PyroPeter has quit IRC | 03:11 | |
*** PyroPeter has joined #yosys | 03:24 | |
*** attie has joined #yosys | 04:47 | |
*** attie has quit IRC | 04:52 | |
*** jakobwenzel has quit IRC | 05:56 | |
*** Jybz has joined #yosys | 06:09 | |
*** kraiskil has joined #yosys | 06:19 | |
*** Jybz has quit IRC | 06:30 | |
*** emeb_mac has quit IRC | 06:35 | |
*** jakobwenzel has joined #yosys | 06:37 | |
*** rohitksingh has joined #yosys | 08:26 | |
*** dys has joined #yosys | 08:43 | |
*** attie has joined #yosys | 08:45 | |
*** jakobwenzel has quit IRC | 08:51 | |
*** jakobwenzel has joined #yosys | 08:53 | |
*** attie has quit IRC | 09:05 | |
*** pie_ has quit IRC | 09:08 | |
*** pie_ has joined #yosys | 09:08 | |
*** vidbina has joined #yosys | 09:18 | |
*** kraiskil has quit IRC | 10:05 | |
*** fsasm has joined #yosys | 10:24 | |
*** vidbina has quit IRC | 10:28 | |
*** proteusguy has quit IRC | 10:34 | |
*** proteusguy has joined #yosys | 10:34 | |
*** proteus-guy has joined #yosys | 10:35 | |
*** proteus-guy has quit IRC | 10:37 | |
*** proteusguy has quit IRC | 10:37 | |
*** proteusguy has joined #yosys | 10:37 | |
*** pepijndevos[m] has quit IRC | 10:42 | |
*** jryans has quit IRC | 10:42 | |
*** nrossi has quit IRC | 10:42 | |
*** fevv8[m] has quit IRC | 10:43 | |
*** pepijndevos[m] has joined #yosys | 11:08 | |
*** attie has joined #yosys | 11:32 | |
*** kraiskil has joined #yosys | 11:48 | |
*** nrossi has joined #yosys | 12:03 | |
*** jryans has joined #yosys | 12:03 | |
*** fevv8[m] has joined #yosys | 12:03 | |
*** dys has quit IRC | 12:05 | |
*** citypw has joined #yosys | 12:08 | |
tnt | Does yosys have an option to just error out when a latch is inferred ? | 12:44 |
---|---|---|
tnt | that's like 99.9% of the time an error in a fpga design ... | 12:44 |
pepijndevos | tnt select -assert-none t:$latch maybe? | 12:45 |
whitequark | there's read_verilog -nolatches | 12:46 |
*** attie has quit IRC | 12:46 | |
whitequark | which would result in a 'x | 12:46 |
tnt | Right, but that doesn't stop the build. I really just want it to crash. | 12:47 |
tnt | pepijndevos: I'll give that a shot. | 12:47 |
pepijndevos | When yosys tells me "Trying to prove $equiv for \gnt_1: failed.", does that mean it found an error, or just that it could not prove it? | 12:48 |
pepijndevos | And... any hints on finding the cause for this? | 12:48 |
pepijndevos | ERROR: Technology map yielded processes -> this is not supported (use -autoproc to run 'proc' automatically). | 13:00 |
pepijndevos | I tried to whitebox and flatten the post-synthesis result | 13:00 |
pepijndevos | It seems flatten doesn't even have an -autoproc option | 13:01 |
*** attie has joined #yosys | 13:13 | |
pepijndevos | I have no clue what is going on anymore. I think my simulation flip-flop models are subtly broken, but no clue what's going on | 13:23 |
mwk | tnt: it's going to be called $dlatch, not $latch | 13:29 |
mwk | and you need that assert after the proc pass, but before synthesis | 13:29 |
mwk | so it's rather unwieldy | 13:29 |
*** X-Scale has quit IRC | 13:34 | |
*** X-Scale has joined #yosys | 13:36 | |
whitequark | pepijndevos: I'm not sure if equiv works for latches, actually | 13:37 |
whitequark | er | 13:37 |
whitequark | wait, no, thread collision | 13:37 |
pepijndevos | hehe | 13:37 |
*** attie has quit IRC | 13:47 | |
*** wifasoi has joined #yosys | 13:54 | |
*** attie has joined #yosys | 13:57 | |
*** emeb has joined #yosys | 14:55 | |
*** wifasoi has quit IRC | 15:01 | |
*** attie has quit IRC | 16:06 | |
*** citypw has quit IRC | 16:33 | |
*** attie has joined #yosys | 17:09 | |
*** attie has quit IRC | 17:14 | |
*** attie has joined #yosys | 17:17 | |
*** attie has quit IRC | 17:21 | |
*** Thorn has quit IRC | 17:30 | |
*** fsasm has quit IRC | 18:38 | |
*** Jybz has joined #yosys | 18:42 | |
*** rohitksingh has quit IRC | 18:55 | |
*** Thorn has joined #yosys | 20:28 | |
*** craigo has quit IRC | 20:39 | |
*** Jybz has quit IRC | 20:42 | |
*** emeb_mac has joined #yosys | 20:42 | |
*** rombik_su has joined #yosys | 21:00 | |
*** vidbina has joined #yosys | 21:42 | |
*** kraiskil has quit IRC | 21:55 | |
*** rombik_su has quit IRC | 21:57 | |
*** kraiskil has joined #yosys | 22:24 | |
*** kraiskil has quit IRC | 22:28 | |
janrinze | when building nextpnr without gui we don't need the huge chipdb binaries? | 22:50 |
ZirconiumX | janrinze: You still do | 22:56 |
ZirconiumX | Because the huge chipdb binaries contain all the routing information nextpnr needs | 22:56 |
janrinze | hmm. strange. I just built it now but the database files are nowhere to be found. Perhaps different names now? | 23:08 |
daveshah | That's because they are linked into the binary | 23:08 |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!