Monday, 2019-10-07

*** tpb has joined #yosys00:00
*** PyroPeter has quit IRC02:13
*** PyroPeter has joined #yosys02:25
*** emeb has quit IRC02:45
*** citypw has joined #yosys03:07
*** lutsabound has quit IRC03:18
*** m4ssi has joined #yosys06:39
*** jakobwenzel has joined #yosys06:43
*** emeb_mac has quit IRC06:55
*** FabM has joined #yosys07:04
*** pie__ has joined #yosys08:22
*** dys has quit IRC08:25
*** pie_ has quit IRC08:26
*** rjo has joined #yosys08:30
*** dys has joined #yosys08:36
*** fsasm has joined #yosys10:31
*** _whitelogger has quit IRC10:57
*** _whitelogger has joined #yosys10:59
*** Wolf480pl has quit IRC11:57
*** Wolf480pl has joined #yosys11:58
*** craigo has quit IRC13:13
*** emeb has joined #yosys14:15
*** fevv8[m] has quit IRC14:19
*** jryans has quit IRC14:19
*** pepijndevos[m] has quit IRC14:19
*** nrossi has quit IRC14:19
*** rjo has quit IRC14:19
*** alexhw has quit IRC14:33
*** alexhw has joined #yosys15:17
*** alexhw has quit IRC15:20
*** FabM has quit IRC15:33
*** citypw has quit IRC16:01
hackerfooThere's some public information on the Pixel Visual Core, which is CGRA-like. There's even a section in Patterson & Hennessy's latest "Computer Architecture: A Quantitative Approach"16:01
*** fsasm has quit IRC16:07
hackerfooAlso, the routing can be dynamic in CGRAs, while it is generally static in an FPGA.16:12
*** fevv8[m] has joined #yosys16:34
*** nrossi has joined #yosys17:27
*** jryans has joined #yosys17:27
*** pepijndevos[m] has joined #yosys17:27
*** Jybz has joined #yosys17:30
*** bwidawsk has quit IRC17:47
*** bwidawsk has joined #yosys17:47
*** bwidawsk has joined #yosys17:49
*** mrec has joined #yosys17:56
*** umarcor has joined #yosys17:56
mrechm does anyone know is there a linux console tool available for uploading a bitstream generated by radiant?17:59
ZirconiumXmrec: for which chip?18:16
daveshahRadiant only supports up5k18:17
daveshahmrec: I guess you want iceprog (part of icestorm)18:17
daveshahAssuming this is a FT[2]232H based programmer, like the ones on the Lattice dev kits18:18
mrecah cool that's probably what I want/need18:33
*** alcorn has joined #yosys18:35
*** m4ssi has quit IRC18:40
*** tmeissner has joined #yosys19:54
*** dys has quit IRC20:27
*** dys has joined #yosys20:32
*** adjtm_ has joined #yosys20:34
*** adjtm has quit IRC20:37
*** emeb_mac has joined #yosys20:49
*** craigo has joined #yosys20:55
mrecdaveshah: do you know is there any schematic out there how to wire up the FTDI 2232 with an ice50up so it will work with iceprog?20:55
tntmrec: check the icebreaker schematics.21:07
*** alcorn has quit IRC21:19
*** Jybz has quit IRC21:23
mrectnt: that's nice thanks, do you know if I wire it up like that will that also work with the windows firmware tools? (I'm just curious)21:59
tntI have no idea what you mean by "windows firmware tools" ...22:01
mrecthe original lattice programming tool22:01
tntyes22:01
mrecsorry it's not a firmware of course22:01
mrecnice that's easy, I'll wait until tomorrow one debugging pad went loose on my prototype and need to wait until the glue is dry.22:03
*** tmeissner has quit IRC22:17
*** X-Scale has quit IRC23:35
*** X-Scale` has joined #yosys23:35
*** X-Scale` is now known as X-Scale23:35

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!