| *** tpb has joined #yosys | 00:00 | |
| *** emeb has quit IRC | 00:15 | |
| *** emeb_mac has joined #yosys | 00:31 | |
| *** futarisIRCcloud has joined #yosys | 01:08 | |
| *** stuckpixel has joined #yosys | 01:22 | |
| *** gsi__ has joined #yosys | 01:23 | |
| *** gsi_ has quit IRC | 01:26 | |
| *** PyroPeter has quit IRC | 03:02 | |
| *** PyroPeter has joined #yosys | 03:16 | |
| *** vonnieda has joined #yosys | 03:18 | |
| *** rohitksingh_work has joined #yosys | 04:54 | |
| *** proteusguy has quit IRC | 04:59 | |
| *** gsi__ is now known as gsi_ | 05:58 | |
| *** proteusguy has joined #yosys | 06:37 | |
| *** jakobwenzel has joined #yosys | 06:58 | |
| *** m4ssi has joined #yosys | 07:08 | |
| *** emeb_mac has quit IRC | 07:11 | |
| *** rohitksingh_work has quit IRC | 07:12 | |
| *** rohitksingh_work has joined #yosys | 07:14 | |
| *** citypw has joined #yosys | 07:39 | |
| *** futarisIRCcloud has quit IRC | 08:06 | |
| *** promach has joined #yosys | 08:50 | |
| promach | For https://www.diffchecker.com/xqCravG1#right-2 , why do I have the following error ? | 08:51 |
|---|---|---|
| promach | smt2: ERROR: Unsupported cell type $dlatch for cell $paramod\arbiter\WIDTH=2.$auto$proc_dlatch.cc:409:proc_dlatch$11745. | 08:51 |
| daveshah | promach: you have an inferred latch | 08:52 |
| daveshah | If neither if statement is reached, base is not set | 08:52 |
| daveshah | You should either go back to a clocked always or add a default value for base | 08:52 |
| promach | but I do not want to use 'initial' statement | 08:52 |
| promach | daveshah | 08:53 |
| daveshah | If you *really* need the latch then you'll have to put multiclock on | 08:53 |
| promach | wait, why 'multiclock on' ? | 08:53 |
| daveshah | Default value refers to a default value in the always block, not an initial value | 08:53 |
| daveshah | Because latches are asynchronous, anything async needs multiclock on | 08:53 |
| promach | but how to set 'default value in the always block' ? | 08:53 |
| daveshah | Add an else clause; or set base at the top before the if statement | 08:54 |
| promach | how to 'set base at the top before the if statement' ? | 08:54 |
| daveshah | Just add base = 0; or whatever before the line if(reset || first_clock_passed) base = 1; | 08:55 |
| promach | ok | 08:56 |
| promach | thanks daveshah | 08:56 |
| promach | add base = 0; or whatever before the line if(reset || first_clock_passed) base = 1; will make the logic working incorrect though | 08:57 |
| daveshah | If you want base to keep its last value, then you'll want to use a clocked always block | 08:58 |
| daveshah | In an always @* you should always be setting base to something regardless of the inputs | 08:59 |
| daveshah | Otherwise you get an inferred latch, which is likely to cause timing issues and other annoyances in hardware | 08:59 |
| promach | ok, I switched to always @* due to issues outside of this module | 09:00 |
| tnt | and do you have any idea what this does ? | 09:02 |
| promach | combinational circuit | 09:02 |
| promach | a lot of timing issues | 09:03 |
| tnt | Now try to draw that comb circuit you're asking for on paper with gates without loops ... | 09:05 |
| promach | what loops ? | 09:09 |
| *** wifasoi has joined #yosys | 09:28 | |
| corecode | hi | 09:55 |
| *** citypw has quit IRC | 10:06 | |
| *** wifasoi has quit IRC | 11:13 | |
| *** AlexDaniel has joined #yosys | 11:28 | |
| *** AlexDaniel has quit IRC | 11:36 | |
| *** wifasoi has joined #yosys | 12:14 | |
| *** GoldRin has joined #yosys | 12:18 | |
| *** proteusguy has quit IRC | 13:14 | |
| *** rohitksingh_work has quit IRC | 13:18 | |
| *** cr1901_modern has quit IRC | 13:29 | |
| *** wifasoi has quit IRC | 13:48 | |
| *** proteusguy has joined #yosys | 13:58 | |
| *** vonnieda has quit IRC | 14:06 | |
| *** vonnieda has joined #yosys | 14:22 | |
| *** rohitksingh has joined #yosys | 14:32 | |
| *** emeb has joined #yosys | 14:40 | |
| *** proteusguy has quit IRC | 14:43 | |
| *** Cerpin has joined #yosys | 14:44 | |
| *** alexhw has joined #yosys | 14:48 | |
| *** proteusguy has joined #yosys | 14:59 | |
| *** wifasoi has joined #yosys | 15:07 | |
| *** Cerpin has quit IRC | 15:26 | |
| *** Cerpin has joined #yosys | 15:28 | |
| *** cr1901_modern has joined #yosys | 15:36 | |
| *** ZipCPU has quit IRC | 16:09 | |
| *** ZipCPU has joined #yosys | 16:14 | |
| *** tlwoerner has quit IRC | 16:21 | |
| *** tlwoerner has joined #yosys | 16:22 | |
| *** m4ssi has quit IRC | 16:23 | |
| *** proteusguy has quit IRC | 16:49 | |
| *** proteusguy has joined #yosys | 16:50 | |
| *** proteusguy has quit IRC | 16:52 | |
| *** proteusguy has joined #yosys | 17:05 | |
| *** wifasoi has quit IRC | 18:04 | |
| *** fsasm__ has joined #yosys | 18:59 | |
| *** fsasm__ is now known as fsasm | 19:04 | |
| *** AlexDaniel has joined #yosys | 19:40 | |
| *** stuckpixel has quit IRC | 19:45 | |
| *** stuckpixel has joined #yosys | 19:49 | |
| *** rohitksingh has quit IRC | 19:56 | |
| *** fsasm has quit IRC | 22:00 | |
| *** vonnieda has quit IRC | 22:49 | |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!