Sunday, 2019-03-31

*** tpb has joined #yosys00:00
*** mwk has quit IRC01:21
*** mwk has joined #yosys01:21
*** mwk has quit IRC01:25
*** dys has joined #yosys01:31
*** mwk has joined #yosys01:32
*** dys has quit IRC01:49
*** mwk has quit IRC01:53
*** FL4SHK has quit IRC02:07
*** mwk has joined #yosys02:18
*** FL4SHK has joined #yosys02:21
*** mwk has quit IRC02:23
*** PyroPeter has quit IRC02:35
*** PyroPeter has joined #yosys02:47
*** futarisIRCcloud has joined #yosys03:14
*** gsi_ has quit IRC03:14
*** gsi_ has joined #yosys03:15
*** emeb_mac has joined #yosys03:23
*** gsi__ has joined #yosys03:44
*** gsi_ has quit IRC03:47
*** analognoise has joined #yosys03:58
*** mwk has joined #yosys04:23
*** mwk has quit IRC04:28
*** mwk has joined #yosys05:00
*** mwk has quit IRC05:05
*** mwk has joined #yosys05:08
*** _whitelogger has quit IRC06:04
*** _whitelogger has joined #yosys06:06
*** emeb_mac has quit IRC06:40
*** rohitksingh has joined #yosys07:17
*** futarisIRCcloud has quit IRC07:24
*** _whitelogger has quit IRC07:28
*** _whitelogger has joined #yosys07:30
*** analognoise has quit IRC07:33
*** futarisIRCcloud has joined #yosys08:01
*** rohitksingh has quit IRC08:04
*** dys has joined #yosys08:24
*** rohitksingh has joined #yosys08:30
*** _whitelogger has quit IRC08:46
*** _whitelogger has joined #yosys08:48
*** rohitksingh has quit IRC08:57
*** rohitksingh has joined #yosys09:10
*** _whitelogger has quit IRC09:19
*** _whitelogger has joined #yosys09:21
*** rohitksingh has quit IRC09:38
*** rohitksingh has joined #yosys09:38
*** togo has joined #yosys09:43
*** futarisIRCcloud has quit IRC10:14
*** futarisIRCcloud has joined #yosys13:41
*** gsi__ is now known as gsi_14:52
*** emeb has joined #yosys14:56
*** _whitelogger has quit IRC15:28
*** _whitelogger has joined #yosys15:30
rrikahi, I just want to confirm something, I had a verilog array of size "[3:0] name [0:2047]" with one write (name[a] <= ...), and two reads ({name[b], name[b+1]}) which didn't end up using my ecp5's ram15:47
rrikait did however use them when doing only one read ({name[b], name[b]})15:47
rrikaso is that because of the number of read ports?15:47
daveshahYosys can create more read ports by duplicating the BRAM15:48
rrikaautomatically or on explicit instruction, in this case splitting suffices15:49
daveshahHowever, a separate <= for each read port is probably required15:49
rrikaah, I wrote b and b+1 but really it was {b, 1'b0} and {b, 1'b1}, so it's really clear they never alias15:49
rrikadaveshah, an assign is not good enough?15:49
daveshahI think the concatenation might be the problem15:49
daveshahSomething like x[3:0] <= name[b]; x[7:4] <= name[b+1]; should work15:50
daveshahYosys needs to merge a DFF into the read port to map sync BRAM15:51
daveshahWith the concatenation, a single 8-bit DFF is created and I don't know if it can split that. With the two assigns, two 4-bit DFFs will be created that should merge fine15:52
*** citypw has quit IRC15:53
rrikadaveshah, that would still mean though that the contents are duplicated, right?15:56
*** citypw has joined #yosys15:57
daveshahYes, Yosys doesn't support mixed read/write widths which would be the most efficient solution15:58
daveshahThe other possible solution would be to use one of the two ports of the BRAM as both read and write if read and write are exclusive, but Yosys doesn't support this either15:59
*** futarisIRCcloud has quit IRC16:01
*** citypw has quit IRC16:04
*** dkozel has joined #yosys16:40
tntmmm ... having a long flatten wire x[(32*N)-1:0]  representing N wires of 32 bits, how would you 'OR' them all together ? (for any N)16:51
emebwire flat = |x; ?16:53
tntwell ... no ... I want a vector of 32 bits at the end.16:54
tntevery i-th bit of each of the N vector ORed together.16:55
emebah - or in only one dimension16:55
emebsounds like a good excuse to use a for loop16:56
tntyeah, but my attempts to do so, haven't resulted in anything I can build :/16:57
tnterr ... I swapped +:  and :+  :/17:00
emebpebkac :)17:04
*** sxpert has quit IRC17:30
*** sxpert has joined #yosys17:39
*** maikmerten has joined #yosys18:04
*** sxpert has quit IRC18:06
*** analognoise has joined #yosys18:15
*** MoeIcenowy has quit IRC18:23
*** MoeIcenowy has joined #yosys18:23
*** sxpert has joined #yosys19:52
*** rohitksingh has quit IRC20:03
*** sxpert has quit IRC20:09
*** sxpert has joined #yosys20:15
*** sxpert has quit IRC20:22
*** sxpert has joined #yosys20:24
*** maikmerten has quit IRC21:17
*** kraiskil has joined #yosys21:20
*** _whitelogger has quit IRC21:34
*** _whitelogger has joined #yosys21:36
*** kraiskil has quit IRC21:43
*** togo has quit IRC21:53
*** emeb_mac has joined #yosys22:16
*** analognoise has quit IRC22:53
*** danieljabailey has joined #yosys23:08

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!