*** tpb has joined #yosys | 00:00 | |
*** s_frit has quit IRC | 00:38 | |
*** s_frit has joined #yosys | 00:38 | |
*** promach_ has joined #yosys | 01:05 | |
promach_ | ZipCPU: Which part of the code you still do not understand ? I will make them clearer | 01:18 |
---|---|---|
corecode | daveshah: do you know how the colbuf_db is made? | 01:21 |
*** jevinskie has joined #yosys | 01:21 | |
corecode | i made + ran a colbuf_io*.sh, but i don't know what i am looking for in the output | 01:21 |
*** promach_ has quit IRC | 01:49 | |
*** emeb has left #yosys | 02:06 | |
*** emeb_mac has joined #yosys | 02:07 | |
*** gsi__ has joined #yosys | 02:14 | |
*** citypw has joined #yosys | 02:15 | |
*** gsi_ has quit IRC | 02:17 | |
corecode | yea i need some assistance figuring out these last bits | 02:38 |
corecode | unclear where they come from and what the order needs to be | 02:39 |
*** leviathanch has joined #yosys | 03:24 | |
*** rohitksingh_work has joined #yosys | 04:09 | |
*** pie__ has joined #yosys | 04:30 | |
*** pie___ has quit IRC | 04:33 | |
*** emeb_mac has quit IRC | 06:25 | |
*** voxadam has quit IRC | 07:04 | |
*** voxadam has joined #yosys | 07:05 | |
*** leviathanch has quit IRC | 07:49 | |
*** m4ssi has joined #yosys | 08:04 | |
*** dys has quit IRC | 08:27 | |
*** indy has quit IRC | 08:33 | |
*** voxadam has quit IRC | 08:35 | |
*** indy has joined #yosys | 08:36 | |
daveshah | corecode: colbuf_logic is probably the most important script. | 08:48 |
daveshah | You should get four numbers per line | 08:49 |
daveshah | in each case, x and y of the column buffer and x and y of the global user | 08:49 |
daveshah | Chances are that x will be the same for both | 08:49 |
daveshah | So then in icebox.py you are creating a mapping from global user location (the second pair of numbers) to colbuf location (the first pair) | 08:51 |
daveshah | I think there is also a script to visualise this as an svg | 08:51 |
*** cr1901_modern has quit IRC | 09:12 | |
*** leviathanch has joined #yosys | 09:38 | |
*** citypw has quit IRC | 09:55 | |
*** m_t has joined #yosys | 09:57 | |
*** indy has quit IRC | 10:19 | |
*** indy has joined #yosys | 10:22 | |
corecode | the script falls on its face tho, because it icebox to already know where the colbuf is | 10:46 |
corecode | i think | 10:46 |
daveshah | No, it only needs to know what the colbuf bits are | 11:03 |
daveshah | They should be the same across devices | 11:03 |
daveshah | That's different to the tile locations where colbufs are | 11:04 |
*** indy has quit IRC | 11:23 | |
*** voxadam has joined #yosys | 11:31 | |
*** indy has joined #yosys | 11:33 | |
promach | ZipCPU: Which part of the code you still do not understand ? I will make them clearer. I need your comment because that would make the code more user-readable and user-friendly | 11:49 |
*** cr1901_modern has joined #yosys | 12:16 | |
*** indy has quit IRC | 12:17 | |
*** rohitksingh_work has quit IRC | 12:22 | |
*** indy has joined #yosys | 12:22 | |
*** AlexDaniel has quit IRC | 13:08 | |
*** rohitksingh has joined #yosys | 13:15 | |
sxpert | there is $display, is there a $waitkey function ? | 14:12 |
ZipCPU | When using Verilator, it's not that hard to build. As I recall, that was one of my tutorial lessons ;) | 14:13 |
sxpert | ZipCPU: so I rewrote it all again ;) | 14:43 |
sxpert | yosys finds 669 cells and next-pnr finds 316, is that supposed to be normal ? | 14:46 |
sxpert | (after all there's 2 lut per cell, so that seems plausible) | 14:46 |
ZipCPU | sxpert: Yes, that's normal | 14:46 |
sxpert | ok | 14:47 |
sxpert | so far, I manage to execute the first 8 instructions of the rom ;) | 14:47 |
*** jevinskie has quit IRC | 15:37 | |
*** jevinskie has joined #yosys | 15:38 | |
*** jevinskie has quit IRC | 15:46 | |
*** emeb has joined #yosys | 15:49 | |
*** citypw has joined #yosys | 15:58 | |
*** maikmerten has joined #yosys | 16:12 | |
*** citypw has quit IRC | 16:12 | |
*** seldridge has joined #yosys | 16:31 | |
somlo | daveshah: after prjtrellis commit 72418c7 there's still an explicit basecfg reference in examples/picorv32_versa5g/Makefile; do you want to fix that separately, or should I include it in the rebased PR #59 (where I'm adding "TRELLIS=/usr/share/trellis" to get rid of the remaining openocd relative paths? | 17:11 |
*** seldridge has quit IRC | 17:13 | |
*** voxadam has quit IRC | 17:16 | |
tnt | corecode: mm, what are you working on if you don't mind me asking ? | 17:19 |
*** s_frit has quit IRC | 17:22 | |
*** s_frit has joined #yosys | 17:22 | |
corecode | trying to get ice5lp support in icestorm | 17:25 |
*** seldridge has joined #yosys | 17:26 | |
tnt | corecode: ah, nice ! I thought that might have been it from the questions, but wanted to double-check :p | 17:29 |
*** voxadam has joined #yosys | 17:36 | |
*** develonepi3 has left #yosys | 17:43 | |
*** seldridge has quit IRC | 17:43 | |
*** develonepi3 has joined #yosys | 17:44 | |
daveshah | somlo: feel free to add to your PR | 18:02 |
*** seldridge has joined #yosys | 18:03 | |
somlo | daveshah: done | 18:10 |
*** leviathanch has quit IRC | 18:12 | |
*** m_t has quit IRC | 18:14 | |
*** AlexDaniel has joined #yosys | 18:25 | |
*** m_w has joined #yosys | 18:27 | |
*** rohitksingh has quit IRC | 18:37 | |
*** s_frit has quit IRC | 18:55 | |
*** s_frit has joined #yosys | 18:55 | |
*** dys has joined #yosys | 19:53 | |
keesj | what is the story with https://www.seeedstudio.com/Sipeed-TANG-PriMER-FPGA-Development-Board-p-2881.html?utm_source=mailchimp&utm_medium=edm&utm_campaign=bazaar_0214&mc_cid=bc80ae7c28&mc_eid=54721c1b99 anlogic are they open to providing information? | 20:03 |
tpb | Title: Sipeed TANG PriMER FPGA Development Board - Seeed Studio (at www.seeedstudio.com) | 20:03 |
daveshah | micko is working on them: https://github.com/mmicko/prjtang | 20:08 |
tpb | Title: GitHub - mmicko/prjtang: Documenting the Anlogic FPGA bit-stream format. (at github.com) | 20:08 |
keesj | thanks daveshah I just found it ! | 20:08 |
*** AlexDaniel has quit IRC | 20:33 | |
*** gsi_ has joined #yosys | 20:57 | |
*** gsi__ has quit IRC | 20:58 | |
*** seldridge has quit IRC | 21:10 | |
*** seldridge has joined #yosys | 21:31 | |
*** maikmerten has quit IRC | 21:49 | |
*** xdeller__ has quit IRC | 22:18 | |
*** xdeller__ has joined #yosys | 22:18 | |
*** seldridge has quit IRC | 22:41 | |
*** seldridge has joined #yosys | 22:57 |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!