Wednesday, 2018-07-18

*** tpb has joined #yosys00:00
*** pie_ has joined #yosys00:26
*** m_w has quit IRC01:29
*** emeb has quit IRC01:32
mithroIs there an easy way to split inout wires into two separate wires?01:58
mithroLooks like you can deminout ...02:00
mithroAn there is tribuf ...02:01
ZipCPUWhat are you trying to do?02:10
mithroZipCPU: I have a module with has an inout pin - but I need it to be seperate input and output pins02:16
ZipCPUYou'll need a tristate pin as well.02:17
ZipCPUWhich architecture, ice40?02:17
ZipCPUFeel free to take a look at https://github.com/ZipCPU/icozip/blob/master/rtl/pport/ppio.v for an ice40 example if you want.02:18
tpbTitle: icozip/ppio.v at master · ZipCPU/icozip · GitHub (at github.com)02:18
mithroZipCPU: So, vpr doesn't support inout ports -- so that SB_IO needs to be separated into input/output02:20
ZipCPUThat's what the ppio example does for you.02:20
mithroZipCPU: that ppio example creates the SB_IO primitive02:21
ZipCPUYes.02:21
ZipCPUI would prefer if the primitive were inferred.  Yosys doesn't do that (yet) tho.02:21
mithroZipCPU: The SB_IO primitive has a inout port - PACKAGE_PIN02:21
ZipCPUYes.  That's the wire that goes to the I/O pin of your device02:22
mithroI need to split PACKAGE_PIN into PACKAGE_PIN_I and PACKAGE_PIN_O ports02:22
ZipCPUI'm confused.02:22
ZipCPUYou have two external pins?02:22
ZipCPUAn input and an output pin?02:23
mithroZipCPU: No - Verilog to Routing doesn't support inout port specifications, it models them with two seperate in/out ports02:23
ZipCPUOk02:24
ZipCPUMost designs will have at the top level a line looking like: pin = (trien) ? out : 1'bz;02:24
ZipCPUUsually you can look at that line to figure out how to split the inout port.02:24
mithroZipCPU: So, I need a yosys command which modifies the loaded rtl to split the PACKAGE_PIN into the two ports02:25
ZipCPUI'm not aware of such a command.02:25
ZipCPULast I had heard, yosys only had partial support for inouts ... and that wasn't supported.02:25
mithroI was sure that clifford had such a command for cases were the sat solver didn't support inout either?02:25
ZipCPUIf he did, I'd love to learn of it myself.02:26
ZipCPUIt would make some I/O interfaces much easier.02:26
mithroZipCPU: Unless I'm going crazy02:32
ZipCPUI'll race you to it.02:33
ZipCPUCrazy that is.02:33
*** seldridge has quit IRC04:02
*** ar3itrary has quit IRC04:09
*** ar3itrary has joined #yosys04:14
*** ar3itrary has quit IRC04:32
*** ar3itrary has joined #yosys04:42
*** promach has quit IRC04:43
*** promach has joined #yosys04:49
*** ar3itrary has quit IRC05:14
*** eduardo__ has joined #yosys05:15
*** ar3itrary has joined #yosys05:17
*** xa0 has quit IRC05:21
*** eduardo_ has quit IRC05:21
*** _whitelogger has quit IRC05:21
*** proteusguy has quit IRC05:21
*** andi- has quit IRC05:21
*** jhol has quit IRC05:21
*** rqou has quit IRC05:21
*** jeandet has quit IRC05:21
*** sorear has quit IRC05:21
*** lvrp16 has quit IRC05:21
*** _florent_ has quit IRC05:21
*** guan has quit IRC05:21
*** _whitelogger has joined #yosys05:27
*** rqou has joined #yosys05:38
*** xa0 has joined #yosys05:39
*** proteusguy has joined #yosys05:39
*** andi- has joined #yosys05:39
*** jhol has joined #yosys05:39
*** jeandet has joined #yosys05:39
*** sorear has joined #yosys05:39
*** lvrp16 has joined #yosys05:39
*** _florent_ has joined #yosys05:39
*** guan has joined #yosys05:39
*** xerpi has joined #yosys06:08
*** jaafar has quit IRC06:39
TD-Linuxtinyfpga, did you have a particular header in mind to solder to the extra bottom bx pads? or are they just for wires06:41
*** ralu has quit IRC07:45
*** ralu has joined #yosys07:50
*** jwhitmore has joined #yosys08:07
*** xa0 has quit IRC08:10
*** xa0 has joined #yosys08:11
*** jwhitmore has quit IRC08:15
*** proteusguy has quit IRC08:42
*** proteusguy has joined #yosys08:54
*** jwhitmore has joined #yosys08:57
*** jwhitmore has quit IRC09:14
*** massi has joined #yosys09:44
*** proteus-guy has quit IRC09:49
*** xerpi has quit IRC09:54
*** massi has quit IRC10:08
*** massi has joined #yosys10:09
*** indy has quit IRC10:10
*** m_t has joined #yosys10:51
*** indy has joined #yosys10:57
*** eduardo__ has quit IRC12:12
*** massi has quit IRC12:43
*** dxld has quit IRC12:52
*** dxld has joined #yosys12:53
*** massi has joined #yosys12:58
*** seldridge has joined #yosys13:14
*** xa0 has quit IRC13:16
*** xa0 has joined #yosys13:22
*** luismarques has joined #yosys13:25
*** promach_ has joined #yosys14:05
*** andi- has quit IRC14:14
*** andi- has joined #yosys14:19
*** fsasm has joined #yosys14:23
*** m_w has joined #yosys14:26
tinyfpgaTD-Linux: just a standard 2.54mm pitch surface mount header14:45
*** xa0 has quit IRC14:55
*** xa0 has joined #yosys14:56
*** m_t has quit IRC15:03
*** emeb has joined #yosys15:08
*** luismarques has quit IRC15:20
*** proteus-guy has joined #yosys15:23
*** seldridge has quit IRC15:28
*** seldridge has joined #yosys15:28
*** jwhitmore has joined #yosys15:33
*** luismarques has joined #yosys15:55
*** luismarques has quit IRC15:57
*** jwhitmore has quit IRC15:59
*** seldridge has quit IRC16:32
*** massi has quit IRC16:41
*** fsasm has quit IRC17:04
*** dys has joined #yosys17:17
*** digshadow has quit IRC17:19
*** pie_ has quit IRC17:21
*** promach_ has quit IRC17:37
*** jwhitmore has joined #yosys17:46
*** m_w has quit IRC17:48
*** digshadow has joined #yosys17:59
*** maikmerten has joined #yosys18:22
*** m_t has joined #yosys18:49
*** maikmerten has quit IRC19:27
*** maikmerten has joined #yosys19:28
*** jwhitmore has quit IRC19:28
*** m_w has joined #yosys19:38
*** pie_ has joined #yosys19:51
*** maikmerten has quit IRC20:17
*** X-Scale has quit IRC20:18
*** emeb has quit IRC20:24
*** X-Scale has joined #yosys20:36
*** emeb has joined #yosys20:37
*** pie_ has quit IRC20:54
*** emeb has quit IRC21:18
*** emeb has joined #yosys21:32
*** pie_ has joined #yosys21:39
*** pie_ has quit IRC21:40
*** pie__ has joined #yosys21:40
*** emeb has quit IRC21:47
*** emeb has joined #yosys21:48
*** pie__ has quit IRC22:03
*** pie__ has joined #yosys22:04
*** emeb has quit IRC22:15
*** emeb has joined #yosys22:29
*** ravenexp has quit IRC22:39
*** ravenexp has joined #yosys22:39
*** pie__ has quit IRC22:49
*** pie__ has joined #yosys22:49
*** m_w has quit IRC22:52
*** pie__ has quit IRC23:21
*** pie__ has joined #yosys23:21

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!