Wednesday, 2018-06-13

*** tpb has joined #yosys00:00
*** keesj has quit IRC00:07
*** samayra has joined #yosys00:30
*** pointfree1 has joined #yosys00:30
*** swick has joined #yosys00:30
*** nrossi has joined #yosys00:30
*** lok[m] has joined #yosys00:30
*** indefini has joined #yosys00:30
*** fevv8[m] has joined #yosys00:30
*** marbler has joined #yosys00:30
*** jfng has joined #yosys00:30
*** Guest72074 has joined #yosys00:30
*** weebull[m] has joined #yosys00:31
*** AlexDaniel has quit IRC00:31
*** AlexDaniel has joined #yosys00:31
*** digshadow has quit IRC00:49
*** digshadow has joined #yosys00:50
*** dxld has quit IRC00:59
*** dxld has joined #yosys01:01
*** seldridge has quit IRC01:13
*** keesj has joined #yosys01:39
*** emeb_mac has joined #yosys02:04
*** keesj has quit IRC02:09
*** seldridge has joined #yosys02:25
*** keesj has joined #yosys02:27
promachawygle: you should try lowering your induction depth for testing02:28
promachyou should be able to see very interesting waveform02:29
promachwhich you will try a bit of time to understand02:30
promachand it is also worth the time because it will uncover some of the deepest bug in your logic, I pressume02:30
*** promach has quit IRC02:31
*** philtor has quit IRC02:41
*** digshadow has quit IRC03:00
*** digshadow has joined #yosys03:04
*** m_w has quit IRC03:17
*** promach has joined #yosys03:18
*** ZipCPU has joined #yosys03:21
*** m_w has joined #yosys03:28
*** digshadow has quit IRC03:33
*** m_w has quit IRC03:39
*** keesj has quit IRC03:39
*** philtor has joined #yosys03:41
*** keesj has joined #yosys04:04
*** seldridge has quit IRC05:04
*** leviathan has joined #yosys05:34
*** leviathan has quit IRC05:35
*** leviathan has joined #yosys05:35
*** gnufan has quit IRC05:51
*** ZipCPU has quit IRC06:09
*** dys has joined #yosys06:15
*** massi has joined #yosys06:51
*** xerpi has joined #yosys06:57
*** indy has quit IRC07:03
*** emeb_mac has quit IRC07:08
*** AlexDaniel has quit IRC07:10
*** indy has joined #yosys07:14
*** GuzTech has joined #yosys07:23
*** cr1901_modern has left #yosys07:49
*** cr1901_modern has joined #yosys08:11
keesjmy ubuntu bionic already comes with yosys and such and I am starting to play with the icestick board. Should I first upgrade / build from sources to avoid known problems or can I expect a smooth ride?08:40
keesjI will just with basic stuff (and need to learn verilog anyway).08:40
keesjthe alternative would be to use a vendor toolchain/ide for the learning part but I am prepared to do a lot of work to not have to deal with that08:41
puddingpimpkeesj: you should probably build from git, but furthermore, you should start (learning, and every design) with a simulator like iverilog or verilator (or ModelSim etc.)08:48
keesjpuddingpimp: thanks for the hints. I indeed plan to use and test different simulators and even write test benches08:51
keesjI have a few books on HDL (verilog/vhdl) and gained some experience in VHDL over the last couple of month and I am looking for a smotth transision. I expect the learning curve to be less steap now08:53
*** AlexDaniel has joined #yosys08:56
*** dys has quit IRC10:10
*** jwhitmore has joined #yosys10:29
*** pie_ has quit IRC10:47
*** dys has joined #yosys10:53
*** xerpi has quit IRC11:20
*** pie_ has joined #yosys11:48
*** AlexDaniel has quit IRC12:01
*** AlexDaniel has joined #yosys13:07
*** jwhitmore has quit IRC13:10
*** AlexDaniel has quit IRC13:42
*** AlexDaniel has joined #yosys13:45
*** jwhitmore has joined #yosys13:58
*** pie_ has quit IRC14:01
*** promach_ has joined #yosys14:05
*** emeb has joined #yosys14:11
*** pie_ has joined #yosys14:15
*** pie_ has quit IRC14:23
*** pie_ has joined #yosys14:23
*** seldridge has joined #yosys14:30
*** leviathan has quit IRC15:23
*** leviathan has joined #yosys15:29
*** massi has quit IRC15:47
*** GuzTech has quit IRC15:51
*** FabM has quit IRC15:54
*** massi has joined #yosys16:13
promach_awygle: what so you think about https://i.imgur.com/2efSPCQ.png and https://github.com/promach/UART/blob/development/rtl/test_UART.v#L219 ?16:16
tpbTitle: UART/test_UART.v at development · promach/UART · GitHub (at github.com)16:16
*** seldridge has quit IRC16:25
*** seldridge has joined #yosys16:37
*** AlexDaniel has quit IRC16:39
*** massi has quit IRC16:44
*** seldridge has quit IRC16:45
*** seldridge has joined #yosys16:46
*** AlexDaniel has joined #yosys18:32
*** develonepi3 has joined #yosys18:55
*** dxld has quit IRC19:41
*** dxld has joined #yosys19:45
*** sklv1 has quit IRC19:48
*** dxld has quit IRC19:52
*** dxld has joined #yosys19:54
*** sklv1 has joined #yosys20:02
*** m_w has joined #yosys20:05
*** leviathan has quit IRC20:07
*** leviathan has joined #yosys20:09
*** ZipCPU has joined #yosys20:23
*** ZipCPU has quit IRC20:23
*** ZipCPU has joined #yosys20:23
*** xerpi has joined #yosys20:25
*** ZipCPU has quit IRC21:00
*** promach_ has quit IRC21:02
*** leviathan has quit IRC21:22
*** dxld has quit IRC22:10
*** xerpi has quit IRC22:13
*** dxld has joined #yosys22:13
*** dys has quit IRC22:16
*** seldridge has quit IRC22:40
*** m_w has quit IRC23:07
*** gnufan has joined #yosys23:40
*** pie_ has quit IRC23:42
*** promach_ has joined #yosys23:59

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!