| *** tpb has joined #yosys | 00:00 | |
| *** m_t has quit IRC | 00:12 | |
| *** promach__ has joined #yosys | 00:33 | |
| *** promach__ is now known as promach2 | 00:38 | |
| *** gnufan has joined #yosys | 00:46 | |
| *** cemerick_ has joined #yosys | 00:50 | |
| *** cemerick_ has quit IRC | 01:31 | |
| *** promach2 has quit IRC | 02:06 | |
| *** dxld has quit IRC | 04:06 | |
| *** dxld has joined #yosys | 04:07 | |
| *** leviathan has joined #yosys | 04:08 | |
| *** leviathan has quit IRC | 04:22 | |
| *** leviathan has joined #yosys | 04:23 | |
| *** sklv has quit IRC | 05:13 | |
| *** sklv has joined #yosys | 05:13 | |
| *** dys has quit IRC | 06:08 | |
| *** dys has joined #yosys | 07:01 | |
| *** oldtopman has joined #yosys | 07:07 | |
| *** emeb_mac has quit IRC | 07:19 | |
| *** proteus-guy has quit IRC | 07:32 | |
| *** leviathan has quit IRC | 07:56 | |
| *** leviathan has joined #yosys | 08:00 | |
| *** leviathan has quit IRC | 08:04 | |
| *** leviathan has joined #yosys | 08:05 | |
| *** indy has quit IRC | 08:56 | |
| *** indy has joined #yosys | 08:58 | |
| *** dmin7 has joined #yosys | 09:05 | |
| dmin7 | hi, bit of a weird question: are there any logic analyzers (or other hardware products) out there doing sort of "trigger based output filtering", so that you can define certain trigger events, and then you get a 'clean' output with only those events in it? | 09:09 |
|---|---|---|
| ZipCPU | External or internal to the FPGA? | 09:10 |
| dmin7 | external | 09:10 |
| * ZipCPU scratches his head | 09:11 | |
| ZipCPU | I know digilent's "Digital Discovery" is quite scriptable, but I'm not sure if that necessarily means it does or doesn't do what you are looking to do. | 09:11 |
| ZipCPU | I know from an internal logic analyzer standpoint, the wbscope that I use and its wbscopc (compressed) cousin may both be configured to do what you are asking. | 09:12 |
| dmin7 | looks interesting, thx | 09:15 |
| *** janrinze has joined #yosys | 09:50 | |
| mjoldfield | dmin7 : Could you capture everything and then filter it ? | 09:59 |
| ZipCPU | Wouldn't that require a bigger capture memory? | 10:05 |
| mjoldfield | ZipCPU: Yes, indeed, but you can then do the filtering at your leisure :) | 10:05 |
| dmin7 | and you can potentially sample at higher speeds / better resolution, if you know there is not going to be much "signal traffic" and are focused on the timing | 10:06 |
| mjoldfield | I've played with an older version of this https://www.saleae.com which was pleasant for simple stuff. | 10:06 |
| tpb | Title: USB Logic Analyzers from Saleae - (at www.saleae.com) | 10:06 |
| dmin7 | (which is kinda what i'm trying to do with the ice40 atm :) | 10:06 |
| dmin7 | (also why i want to know if it already exists in that form) | 10:07 |
| mjoldfield | I think there are problems where you want to filter at capture time, and other ones where it's better to grab everything. I suppose it comes down to how complicated the filter needs to be. | 10:09 |
| mjoldfield | dmin7: You've presumably seen this https://blackmesalabs.wordpress.com/2016/10/24/sump2-96-msps-logic-analyzer-for-22/ | 10:14 |
| mjoldfield | https://blackmesalabs.wordpress.com/2016/12/22/sump2-100-msps-32bit-logic-analyzer-for-icoboardraspberrypi/ | 10:17 |
| tpb | Title: SUMP2 100 MSPS 32bit Logic Analyzer for icoBoard+RaspberryPi Black Mesa Labs (at blackmesalabs.wordpress.com) | 10:17 |
| dmin7 | mjoldfield: yep, there's also this (based on sump2) .. which has nice triggering options http://dangerousprototypes.com/docs/SUMP_logic_analyzer_Verilog_Demon_core_documentation | 10:20 |
| tpb | Title: SUMP logic analyzer Verilog Demon core documentation - DP (at dangerousprototypes.com) | 10:20 |
| dmin7 | but that's still just triggering, no filtering as far as i can see | 10:20 |
| mjoldfield | dmin7: Yes, I think you're right. | 10:52 |
| *** quigonjinn has quit IRC | 11:36 | |
| *** m_t has joined #yosys | 11:36 | |
| *** eduardo__ has joined #yosys | 12:43 | |
| *** eduardo_ has quit IRC | 12:47 | |
| *** proteus-guy has joined #yosys | 13:03 | |
| *** promach__ has joined #yosys | 13:58 | |
| *** promach__ is now known as promach2 | 14:41 | |
| *** janrinze has quit IRC | 15:06 | |
| *** janrinze has joined #yosys | 15:23 | |
| *** m_t has quit IRC | 15:29 | |
| *** AlexDaniel has quit IRC | 15:44 | |
| *** AlexDaniel has joined #yosys | 15:44 | |
| *** emeb_mac has joined #yosys | 15:51 | |
| *** promach has quit IRC | 17:08 | |
| *** jonsmith has joined #yosys | 17:54 | |
| jonsmith | anyone around? | 17:54 |
| *** leviathan has quit IRC | 18:15 | |
| *** promach2 has quit IRC | 18:15 | |
| *** X-Scale has quit IRC | 18:26 | |
| *** [X-Scale] has joined #yosys | 18:28 | |
| *** jonsmith has quit IRC | 18:41 | |
| *** m_t has joined #yosys | 18:42 | |
| *** dys has quit IRC | 18:51 | |
| *** jwhitmore has joined #yosys | 19:11 | |
| *** emeb_mac has quit IRC | 19:24 | |
| *** ravenexp has quit IRC | 19:27 | |
| *** ravenexp has joined #yosys | 20:04 | |
| ZipCPU | yes | 20:14 |
| *** m_t has quit IRC | 20:35 | |
| *** xerpi has joined #yosys | 20:37 | |
| *** xerpi has joined #yosys | 20:39 | |
| *** pthomas has quit IRC | 20:43 | |
| *** dys has joined #yosys | 20:44 | |
| *** emeb_mac has joined #yosys | 21:09 | |
| *** janrinze has quit IRC | 21:20 | |
| *** gnufan has quit IRC | 21:21 | |
| *** gnufan has joined #yosys | 21:30 | |
| *** janrinze has joined #yosys | 21:40 | |
| *** [X-Scale] is now known as X-Scale | 22:14 | |
| *** xerpi has quit IRC | 22:33 | |
| *** dmin7 has quit IRC | 22:51 | |
| *** danieljabailey has quit IRC | 23:04 | |
| *** danieljabailey has joined #yosys | 23:04 | |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!