| *** tpb has joined #vtr-dev | 00:00 | |
| mithro | benreynwar: Poke me and I can tell you a bit more about it | 00:16 |
|---|---|---|
| mithro | benreynwar: take a look here -> https://github.com/SymbiFlow/symbiflow-arch-defs/tree/master/testarch | 00:17 |
| tpb | Title: symbiflow-arch-defs/testarch at master · SymbiFlow/symbiflow-arch-defs · GitHub (at github.com) | 00:17 |
| mithro | benreynwar: https://github.com/SymbiFlow/symbiflow-arch-defs/blob/master/tests/Makefile.testarch#L7-L9 | 00:17 |
| tpb | Title: symbiflow-arch-defs/Makefile.testarch at master · SymbiFlow/symbiflow-arch-defs · GitHub (at github.com) | 00:17 |
| mithro | benreynwar: and https://github.com/SymbiFlow/symbiflow-arch-defs/blob/master/utils/testarch_graph.py | 00:17 |
| tpb | Title: symbiflow-arch-defs/testarch_graph.py at master · SymbiFlow/symbiflow-arch-defs · GitHub (at github.com) | 00:17 |
| benreynwar | mithro: Cheers! | 00:37 |
| benreynwar | mithro: Haven't looked at those links yet, but if you're around I'm bug you with a few questions first. | 00:39 |
| benreynwar | It looks like with segmentlist you can get a fair bit of control over where the channel wires are connecting. Can that work as an alternative to specifying Fc or does it still not give you total control of how all the channel wires are connected? | 00:44 |
| benreynwar | mithro: testarch is just what I was looking for. Thanks! | 00:56 |
| mithro | benreynwar: Were in the world are you? I'm guessing Europe? | 00:57 |
| benreynwar | Nah, I'm in Arizona. Where are you? Google suggests you're an Aussie but you're up too early for that. | 00:58 |
| mithro | benreynwar: I'm currently in the US but I'm still an Aussie :-P | 00:59 |
| benreynwar | Ha! I grew up mostly in NZ, but have been in the US for a couple of decades. | 00:59 |
| benreynwar | So I'm trying to make sense of what structures can be achieved with the VTR arch file, and when it becomes necessary to write an rr_graph. | 01:01 |
| mithro | benreynwar: What are you actually trying to achieve? | 01:02 |
| benreynwar | mithro: At the moment I'm just trying to understand VTR. I thought the best way to do that is to get a few minimal designs running through the VTR flow. | 01:03 |
| benreynwar | benreynwar: I'd like to choose the minimal designs so that they expose what things are easy with VTR, and when it becomes necessary to use rr_graph files. | 01:04 |
| benreynwar | mithro: Once I've got a selection of minimal archs, I want to follow what VTR is doing when routing on them and make sure I understand what's going on. | 01:05 |
| benreynwar | mithro: In the long-term I'd like to experiment with EDA algorithms, in particular with elastic netlists, but that's pretty far off. | 01:10 |
| *** digshadow has left #vtr-dev | 01:24 | |
| *** digshadow has joined #vtr-dev | 01:24 | |
| *** digshadow has quit IRC | 02:09 | |
| *** digshadow has joined #vtr-dev | 02:26 | |
| *** digshadow has quit IRC | 02:35 | |
| *** digshadow has joined #vtr-dev | 02:50 | |
| *** digshadow has quit IRC | 03:00 | |
| *** digshadow has joined #vtr-dev | 03:21 | |
| mithro | jhol: ping? | 13:51 |
| mithro | kem_: More speling fixes :-P https://github.com/verilog-to-routing/vtr-verilog-to-routing/pull/347 | 14:58 |
| tpb | Title: A bunch of small typo fixes by mithro · Pull Request #347 · verilog-to-routing/vtr-verilog-to-routing · GitHub (at github.com) | 14:58 |
| kem_ | mithro: Thanks! | 14:59 |
| mithro | Getting closer! | 16:27 |
| mithro | https://www.irccloud.com/pastebin/CkmGKv9c/ | 16:27 |
| tpb | Title: Snippet | IRCCloud (at www.irccloud.com) | 16:27 |
| mithro | jhol / daveshah: ^ | 16:27 |
| mithro | https://www.irccloud.com/pastebin/tD6exKnf/ | 18:53 |
| tpb | Title: Snippet | IRCCloud (at www.irccloud.com) | 18:53 |
| mithro | https://www.irccloud.com/pastebin/n3U4qW1U/ | 19:18 |
| tpb | Title: Snippet | IRCCloud (at www.irccloud.com) | 19:18 |
| mithro | jhol: poke? | 19:18 |
| *** digshadow has quit IRC | 19:44 | |
| mithro | jhol: Trying to understand the output side of things.... | 19:44 |
| *** digshadow has joined #vtr-dev | 20:03 | |
| mithro | digshadow: https://www.irccloud.com/pastebin/n3U4qW1U/ | 20:11 |
| tpb | Title: Snippet | IRCCloud (at www.irccloud.com) | 20:11 |
| digshadow | mithro: is that generated from vpr? | 20:12 |
| mithro | Yes | 20:12 |
| digshadow | cool! | 20:12 |
| digshadow | (aside: we may want to put some sort of VPR header in there) | 20:12 |
| digshadow | so the I/O is the last bit then? | 20:13 |
| digshadow | since you have CLB internals + routing | 20:13 |
| digshadow | PLB | 20:13 |
| mithro | maybe... | 20:15 |
| mithro | digshadow: arachne-pnr produces the following | 20:24 |
| mithro | https://www.irccloud.com/pastebin/F5d9cxvr/ | 20:24 |
| tpb | Title: Snippet | IRCCloud (at www.irccloud.com) | 20:24 |
| digshadow | I'm just saying, it might be good to have some traceability | 20:54 |
| mithro | digshadow: I was saying maybe to the "is the last bit then?" | 21:06 |
| mithro | Will add the vpr output bit | 21:06 |
| digshadow | gotcha | 21:16 |
| mithro | https://www.irccloud.com/pastebin/KtCthxPd/ | 21:53 |
| tpb | Title: Snippet | IRCCloud (at www.irccloud.com) | 21:53 |
| digshadow | mithro: lgtm | 22:07 |
| *** digshadow has quit IRC | 22:53 | |
| *** digshadow has joined #vtr-dev | 23:09 | |
| *** digshadow has quit IRC | 23:42 | |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!