*** tpb has joined #vtr-dev | 00:00 | |
benreynwar | I'm interested in getting involved with an open-source P&R tools with the long-term goal of integrating netlist transformations (like modifying a pipeline length). | 02:59 |
---|---|---|
benreynwar | Do you think that might be practical with VPR? | 02:59 |
benreynwar | I'd also be interested in any thoughts on whether integrating pipeline-length transformations into a P&R tools is practical at all. | 03:00 |
*** digshadow has quit IRC | 03:07 | |
*** digshadow has joined #vtr-dev | 03:24 | |
*** digshadow has quit IRC | 09:06 | |
*** digshadow has joined #vtr-dev | 12:49 | |
*** digshadow has quit IRC | 16:50 | |
*** digshadow has joined #vtr-dev | 17:47 | |
jhol | mithro: here's some goodies to play with: https://github.com/jhol/symbiflow-arch-defs/commits/hlc-out | 20:28 |
tpb | Title: Commits · jhol/symbiflow-arch-defs · GitHub (at github.com) | 20:28 |
jhol | that has the definition of the PIO in it | 20:28 |
jhol | here's a fun little image of the test4 with PIOs: http://www.imgpaste.net/image/aGA12 | 20:29 |
tpb | Title: 20150501 pio rework - ImgPaste.net (at www.imgpaste.net) | 20:29 |
jhol | anyway, with that it place, I can hopefully get the pin-routing done pretty soon tomorrow | 20:31 |
jhol | *pin-routing data into the HLC output | 20:32 |
jhol | the repetitive xml is particularly bad with the PIO, because I had to define 4 variants for the 4 sides | 21:21 |
digshadow | benreynwar: let me know if you need help with the DCO on the PR | 21:46 |
digshadow | btw are you familiar with register retiming? Might be useful for your pipeline stuff | 21:47 |
benreynwar | digshadow: I'm just waiting till I'm off work to do the DCO. | 21:53 |
benreynwar | Register retiming doesn't help with adjusting the length of the pipeline. Just helps with the balancing. | 21:54 |
benreynwar | Often the latency is important and it's nice to be be able to optimize the pipeline length properly. | 21:54 |
benreynwar | Also I haven't seen retiming working on a pipeline with backpressure. | 21:54 |
benreynwar | But yes, retiming is nice! | 21:56 |
benreynwar | digshadow: Do you know how VTR handles retiming? | 21:56 |
digshadow | no clue, I'm deep in "how VTR handles routing". We'll run into timing shortly after that :) | 22:09 |
benreynwar | Ha! Has anyone made any notes about how VPR is working at a fairly high level, what the various files are doing and all that? If not, I'll just read through the code and make notes, but if someone's already gone to the trouble it'd be nice just to read their notes. | 22:20 |
mithro | Hey benreynwar | 22:51 |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!