*** tpb has joined #timvideos | 00:00 | |
*** TheAssassin has quit IRC | 00:23 | |
mithro | CarlFK[m]: They should appear again soon | 00:52 |
---|---|---|
mithro | I believe I fixed the issue | 00:52 |
*** TheAssassin has joined #timvideos | 00:59 | |
*** bray has joined #timvideos | 01:07 | |
ewen | mithro: FYI, I've changed github.com/fupy organisation settings to remove "todo" bot from fupy/micropython, so we don't get drowned in upstream MicroPython todo's again (and all accidentally opened issues are now closed). | 01:13 |
mithro | ewen: Cool | 01:19 |
*** bray has quit IRC | 01:19 | |
*** CarlFK has joined #timvideos | 01:22 | |
*** ChanServ sets mode: +v CarlFK | 01:22 | |
mithro | CarlFK: https://www.irccloud.com/pastebin/KzYyuhOk/ | 02:11 |
tpb | Title: Snippet | IRCCloud (at www.irccloud.com) | 02:11 |
*** twoolie has joined #timvideos | 02:15 | |
mithro | cr1901_modern: We have definitely proven that _florent_'s https://github.com/enjoy-digital/tinyfpga-soc works on the TinyFPGA-BX with some small modifications | 02:21 |
tpb | Title: GitHub - enjoy-digital/tinyfpga-soc: TinyFPGA SoC based on LiteX (at github.com) | 02:21 |
ewen | mithro: FYI, Mimas V2 LEDs (on lm32) seem to still work with current litex-buildenv and fupy/micropython | 02:24 |
mithro | ewen: Awesome! | 02:25 |
CarlFK | mithro: how can I run the pep8 test locally? | 03:01 |
mithro | There is a make target | 03:34 |
*** rohitksingh_work has joined #timvideos | 04:04 | |
*** rohitksingh_wor1 has joined #timvideos | 04:12 | |
*** rohitksingh_work has quit IRC | 04:15 | |
*** CarlFK has quit IRC | 04:58 | |
*** twoolie has quit IRC | 05:08 | |
*** twoolie has joined #timvideos | 06:48 | |
*** ewen has quit IRC | 06:52 | |
*** rohitksingh_work has joined #timvideos | 07:40 | |
*** twoolie has quit IRC | 07:49 | |
*** twoolie has joined #timvideos | 08:05 | |
*** twoolie has quit IRC | 08:57 | |
cr1901_modern | mithro: Does this include with spiflash? | 09:08 |
cr1901_modern | Also please note that a truly minimal lm32 doesn't have mul/div/multishift insns | 09:08 |
cr1901_modern | which Idk if litex accounts for when generating Makefile flags | 09:08 |
cr1901_modern | >doesn't have mul/div/multishift insns | 10:32 |
cr1901_modern | Ignore this, just actually read the source. I still think the minimal lm32 should have an i-cache though | 10:32 |
cr1901_modern | cc: _florent_ | 10:32 |
cr1901_modern | The idea is that designs using tinyfpga and ice40 SoCs will typically be reading from an external flash (assuming I ever get the damn thing to work) | 10:35 |
cr1901_modern | if you don't have a cache, then there's no reason to use a pipelined CPU b/c the pipeline will never be filled due to throughput from SPIflash | 10:36 |
*** twoolie has joined #timvideos | 11:47 | |
*** twoolie has quit IRC | 12:13 | |
*** twoolie has joined #timvideos | 12:13 | |
*** CarlFK has joined #timvideos | 12:32 | |
*** ChanServ sets mode: +v CarlFK | 12:32 | |
*** rohitksingh_work has quit IRC | 12:35 | |
*** shorne has joined #timvideos | 12:43 | |
*** twoolie has quit IRC | 13:40 | |
cr1901_modern | tinyfpga: This is a stupid question, but... are bitstreams for B2 supposed to work for BX unaltered? | 14:02 |
tinyfpga | cr1901_modern: the connections between the FPGA pins and pins on the board are completely different | 14:14 |
tinyfpga | cr1901_modern: the clk is connected to a different pin as well | 14:14 |
*** rohitksingh has joined #timvideos | 16:02 | |
*** rohitksingh has quit IRC | 16:35 | |
cr1901_modern | tinyfpga: Very good :D Small wonder why stuff isn't working | 17:35 |
tinyfpga | cr1901_modern: XD | 17:35 |
tinyfpga | cr1901_modern: you probably know this already, but this is a pin constraint file for the B2: https://github.com/tinyfpga/TinyFPGA-B-Series/blob/master/icestorm_template/pins.pcf | 17:36 |
tpb | Title: TinyFPGA-B-Series/pins.pcf at master · tinyfpga/TinyFPGA-B-Series · GitHub (at github.com) | 17:36 |
cr1901_modern | I need a pcf for BX actually | 17:37 |
tinyfpga | cr1901_modern: and this is for the BX: https://github.com/tinyfpga/TinyFPGA-BX/blob/master/icestorm_template/pins.pcf | 17:37 |
tpb | Title: TinyFPGA-BX/pins.pcf at master · tinyfpga/TinyFPGA-BX · GitHub (at github.com) | 17:37 |
cr1901_modern | tinyfpga: The user LED on BX is _not_ attached to one of the pins, correct? | 18:30 |
cr1901_modern | (what about the boot LED?) | 18:30 |
cr1901_modern | (And lastly: Which pins, if any, are inputs only?) | 18:34 |
tinyfpga | cr1901_modern: user LED is the boot LED, it’s available on the bottom of the board. It’s labeled LED | 18:54 |
cr1901_modern | oh right. oops | 18:56 |
cr1901_modern | On tinyfpga B the last pin IIRC is an input-only pin | 18:57 |
cr1901_modern | And it looks like on tinyfpga BX we have a Quad spi flash? | 18:58 |
tinyfpga | cr1901_modern: yes, QSPI, but you have to enable it | 19:00 |
tinyfpga | cr1901_modern: there’s a specific bit in the Adesto SPI flash chips for QSPI...I forget the exact bit off hand | 19:01 |
cr1901_modern | io0 = miso, io1 = mosi? | 19:01 |
tinyfpga | cr1901_modern: CLK is the only input only pin | 19:02 |
cr1901_modern | Excellent, this is different from B2, but I can't remember _where_ I read it | 19:02 |
cr1901_modern | At least I have a comment: # E8, Pin 20 (Input only) | 19:03 |
tinyfpga | cr1901_modern: https://datasheet.octopart.com/AT25SF081-SSHD-B-Adesto-Technologies-datasheet-31984108.pdf | 19:07 |
cr1901_modern | Debugging spi flash problems is going to be interesting on BX... I'll have to route the SPI flash bus out to GPIO lol | 19:09 |
cr1901_modern | whereas on B2 that was already done for me | 19:09 |
cr1901_modern | I _really_ hope the upgrade to BX fixes stuff | 19:09 |
tinyfpga | cr1901_modern: the SPI flash pins are on the bottom of the board as well | 19:27 |
tinyfpga | cr1901_modern: just solder some short wires onto them | 19:28 |
cr1901_modern | tinyfpga: usb_pu == pullup, correct? | 20:44 |
tinyfpga | cr1901_modern: correct | 20:52 |
tinyfpga | cr1901_modern: if your not using usb tie it to ‘0’ in your Verilog top level | 20:53 |
cr1901_modern | Okay cool... on that note, the platform file for tinyfpga BX is filled out. But I'm not quite ready to submit it as a PR yet. | 20:57 |
cr1901_modern | I plan to do it by tonight | 20:57 |
cr1901_modern | tinyfpga: The default addr of the second bitstream on BX is still 0x30000 right? | 21:54 |
cr1901_modern | fascinating, I can't get any bitstream from migen to work yet (PCF looks correct) | 21:54 |
cr1901_modern | Time for a classic blinky and see what happens... | 21:55 |
cr1901_modern | Okay a generic blinky doesn't work, so I royally screwed up somewhere :) | 22:01 |
tinyfpga | cr1901_modern: it’s not the same address | 22:03 |
tinyfpga | cr1901_modern: run tinyprog -m | 22:03 |
cr1901_modern | I really hope I didn't overwrite the bootloader... | 22:03 |
cr1901_modern | (I don't think I did tho) | 22:03 |
tinyfpga | cr1901_modern: it will show you the address map in JSON format | 22:03 |
tinyfpga | cr1901_modern: when you program a bitstream, you can use the -p option with no address | 22:04 |
tinyfpga | cr1901_modern: tinyprog uses the metadata to know where to put the bitstream | 22:04 |
cr1901_modern | does the command line app accept hex values? | 22:04 |
tinyfpga | cr1901_modern: when you program the user data (assembly code or other random data) use the -u option | 22:05 |
tinyfpga | cr1901_modern: use 0x000000 format numbers for hex | 22:05 |
cr1901_modern | praise the lord, I was sorely missing that feature lol | 22:05 |
tinyfpga | cr1901_modern: you can use both the -p and -u options to program both the user bitstream and user data in one go | 22:05 |
cr1901_modern | Aaaand I just bricked it :) | 22:06 |
cr1901_modern | Bahahahahaha XD | 22:06 |
tinyfpga | cr1901_modern: if you did, that’s partly my fault....I need to add a mechanism in tinyprog to prevent users from accidentally overwriting the bootloader | 22:07 |
cr1901_modern | "-a 0x28000" Does NOT work on the command line. You will brick it | 22:07 |
cr1901_modern | It's not a huge deal, but I only have one FTDI breakout board and no SOIC clips | 22:08 |
cr1901_modern | So I could in theory be back up and running in an hour, assuming I can get my FTDI programmer to behave | 22:09 |
cr1901_modern | (and find a decent SPI flash writer application) | 22:09 |
tinyfpga | cr1901_modern: that should work just fine on the commandline...you are using tinyprog, right? | 22:09 |
cr1901_modern | tinyfpga: http://ix.io/1ltj | 22:11 |
cr1901_modern | At least this will make a fun bug report | 22:11 |
cr1901_modern | Expected Behavior: Programmer Application Will Not Brick Device | 22:11 |
cr1901_modern | Actual Behavior: Programmer Application Overwrote Bootloader | 22:12 |
tinyfpga | cr1901_modern: ohh jeez | 22:12 |
tinyfpga | cr1901_modern: whelp, I’ll be fixing that and adding a safety check for the bootloader | 22:14 |
tinyfpga | don’t worry cr1901_modern, for all your troubles I will give you a free TinyFPGA EX board | 22:14 |
tinyfpga | cr1901_modern: so you can get it working on litex as well XD | 22:14 |
cr1901_modern | Well thanks :), but in this case I'm laughing in meatspace. I really can't be angry; it was only a matter of time | 22:15 |
cr1901_modern | tinyfpga: https://github.com/tinyfpga/TinyFPGA-Bootloader/issues/19 I have filed an issue | 22:21 |
tpb | Title: Hex Literals are converted to Decimal on `tinyprog` command line, and `tinyprog` bricks device. · Issue #19 · tinyfpga/TinyFPGA-Bootloader · GitHub (at github.com) | 22:21 |
cr1901_modern | (Is it okay if I tweet this? I'm not actually upset, I find this funny!) | 22:23 |
CarlFK | tinyfpga: do you want more people interested in tinyfpga? | 22:24 |
CarlFK | that's what will come out of this. | 22:24 |
cr1901_modern | Is multiboot.bin the bitstream for the bootloader? | 22:26 |
tinyfpga | cr1901_modern: go ahead and tweet away :) | 22:26 |
tinyfpga | cr1901_modern: it’s the stage 2 url from here: https://github.com/tinyfpga/tinyfpga.github.io/blob/master/update/tinyfpga-bx/bootloader.json | 22:26 |
tpb | Title: tinyfpga.github.io/bootloader.json at master · tinyfpga/tinyfpga.github.io · GitHub (at github.com) | 22:26 |
cr1901_modern | what is multiboot.bin then? :o | 22:27 |
tinyfpga | cr1901_modern: I believe multiboot.bin from the bx bootloader makefile should be the same thing | 22:27 |
tinyfpga | cr1901_modern: https://github.com/tinyfpga/TinyFPGA-Bootloader/blob/master/boards/TinyFPGA_BX/Makefile | 22:28 |
tpb | Title: TinyFPGA-Bootloader/Makefile at master · tinyfpga/TinyFPGA-Bootloader · GitHub (at github.com) | 22:28 |
tinyfpga | cr1901_modern: umm...I think that maybe multiboot.bin is an accident....I don’t think it’s supposed to be in there | 22:28 |
cr1901_modern | Why is the bootloader on the board twice? | 22:28 |
tinyfpga | cr1901_modern: the makefile builds fw.bin | 22:28 |
cr1901_modern | https://github.com/tinyfpga/TinyFPGA-Bootloader/blob/master/boards/TinyFPGA_BX/Makefile#L35-L37 | 22:29 |
tpb | Title: TinyFPGA-Bootloader/Makefile at master · tinyfpga/TinyFPGA-Bootloader · GitHub (at github.com) | 22:29 |
tinyfpga | cr1901_modern: the second copy is just the user bitstream | 22:29 |
tinyfpga | cr1901_modern: it gets overwritten when you program your own bitstream | 22:29 |
cr1901_modern | oh right, I just figured it was unnecessary to have that step. Maybe not :P | 22:29 |
tinyfpga | cr1901_modern: I just needed a second bitstream for icemulti tool | 22:29 |
tinyfpga | cr1901_modern: there are probably other ways to solve that problem | 22:30 |
* cr1901_modern thinks about how to solve his immediate problem | 22:30 | |
cr1901_modern | Somehow I think testing stuff isn't happening tonight | 22:31 |
tinyfpga | cr1901_modern: if you want, I can send you a new board and you can send me back the bricked one | 22:32 |
tinyfpga | cr1901_modern: ill include a return label | 22:32 |
cr1901_modern | Nahh, it's fine, but thanks for the offer. Maybe it'll make a decent blog post or something | 22:33 |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!