Friday, 2020-05-15

*** tpb has joined #symbiflow00:00
mithrohttps://twitter.com/zbandic/status/1261009505191514113?s=2000:28
mithrohzeller: Two new cores to be added to sv-tests I think?00:28
*** gsmecher has quit IRC00:31
*** _whitelogger has quit IRC01:08
*** _whitelogger has joined #symbiflow01:26
*** citypw has joined #symbiflow01:34
*** Degi has quit IRC03:25
*** Degi has joined #symbiflow03:27
*** shadtorrie has quit IRC04:12
*** Bertl_oO is now known as Bertl_zZ04:32
sf-slack2<timo.callahan> @acomodi @kgugala  thanks for the ddr README improvements.   The test worked on the Arty 35T board with both Vivado and SymbiFlow bitstreams.   The output matched the 50MHz version.05:18
*** gnufan has joined #symbiflow05:38
sf-slack2<mkurc> @timo.callahan I think that what you've seen with the placement constraints is a bug in prjxray_create_place_constraints.py. I have a fix for that but haven't pushed it yet, I'll make a separate PR with it.07:20
*** OmniMancer has joined #symbiflow07:25
*** OmniMancer1 has quit IRC07:28
sf-slack2<timo.callahan> Thanks Maciej!   I will try it (my) tomorrow.07:32
sf-slack2<mkurc> Sure, there is the PR: https://github.com/SymbiFlow/symbiflow-arch-defs/pull/148807:34
tpbTitle: Bugfixes for prjxray_create_place_constraints.py by mkurc-ant · Pull Request #1488 · SymbiFlow/symbiflow-arch-defs · GitHub (at github.com)07:34
*** ayazar has joined #symbiflow08:00
*** proteus-guy has joined #symbiflow08:12
*** futarisIRCcloud has quit IRC09:17
*** kraiskil has joined #symbiflow09:26
*** kraiskil_ has joined #symbiflow09:42
*** kraiskil has quit IRC09:45
*** kraiskil_ has quit IRC09:54
*** kraiskil_ has joined #symbiflow10:16
*** citypw has quit IRC10:17
*** citypw has joined #symbiflow10:17
*** kraiskil_ has quit IRC10:42
*** kraiskil_ has joined #symbiflow10:45
*** Bertl_zZ is now known as Bertl11:20
*** kraiskil_ has quit IRC11:39
*** mkru has joined #symbiflow11:41
*** kraiskil_ has joined #symbiflow11:41
*** proteus-guy has quit IRC11:44
*** adjtm_ has quit IRC11:57
*** adjtm has joined #symbiflow11:58
*** kraiskil_ has quit IRC12:01
-_whitenotifier-c- [symbiflow-arch-defs] rw1nkler opened issue #1489: VPR route design through unknown GTP PIPs - https://git.io/JfRCI12:08
*** adjtm has quit IRC12:16
*** adjtm has joined #symbiflow12:17
*** adjtm has quit IRC12:18
*** adjtm has joined #symbiflow12:18
*** futarisIRCcloud has joined #symbiflow12:25
*** kraiskil_ has joined #symbiflow12:27
-_whitenotifier-c- [prjxray] mkurc-ant opened issue #1329: Make fasm2frames enable STEPDOWN for unbonded IOBs - https://git.io/JfRlZ13:05
*** kraiskil_ has quit IRC13:28
*** citypw has quit IRC14:05
*** gnufan1 has joined #symbiflow14:12
*** gnufan has quit IRC14:14
*** FFY00 has quit IRC14:20
*** FFY00 has joined #symbiflow14:23
*** FFY00 has quit IRC14:27
*** FFY00 has joined #symbiflow14:28
*** gnufan1 has quit IRC15:11
-_whitenotifier-c- [symbiflow-arch-defs] litghost opened issue #1490: A200T vendor test CI is failing with out of disk space errors - https://git.io/JfR0115:18
*** gsmecher has joined #symbiflow15:26
*** kraiskil_ has joined #symbiflow15:47
*** FFY00 has quit IRC15:54
*** FFY00 has joined #symbiflow15:55
sf-slack2<timo.callahan> @mkurc yes the issue seems fixed now; at least the design finishes place and route.   I'll update after I've tested it on the board.  Thanks!16:09
sf-slack2<timo.callahan> Update: it works on the 100t *IF I add a location constraint to the PLLE2_ADV* (it didn't work before even with the LOC constraint, so your script updates improved things).    But it still fails if I don't add the location constraint --- it still assigns the PLLE2_ADV to '5', and then has the error that there are no available placements for PLLE2_ADV in '5'.   But let me double check my runs.16:20
*** proteus-guy has joined #symbiflow16:31
*** josi982466 has quit IRC17:03
*** josi982466 has joined #symbiflow17:16
*** josi982466 has quit IRC17:22
*** kraiskil_ has quit IRC17:27
*** kraiskil_ has joined #symbiflow17:37
*** mkru has quit IRC17:40
*** OmniMancer1 has joined #symbiflow18:06
*** OmniMancer has quit IRC18:06
sf-slack2<timo.callahan> The DDR test synthesized for the 100T board works in the sense that it communicates with lxserver, but the DDR alignment fails.   The table is all "..".    Maybe I need to regenerate the ddr_uart.v Verilog from nMigen/LiteX for the 100T?18:11
sf-slack2<acomodi> One thing worth doing is to have a higher frequency (e.g. 60 MHz). the DDR is pretty unstable at 50MHz and that may be the reason for it not to work correctly18:16
sf-slack2<timo.callahan> Where would I make that change?18:17
sf-slack2<timo.callahan> More info -- the script failed an assertion because it was all "..".   I tried commenting out the assertion, and doing some writes and reads.   The data was corrupted so that when I wrote 0x01234567 multiple times, I read back 0x45671234 (not sure if it was getting shifted earlier or later, I need to do more tests....)18:19
sf-slack2<timo.callahan> Sorry meant that I read back 0x45670123 -- so shifted by 16 bits18:19
sf-slack2<acomodi> So probably 50 MHz may be at the limit, causing this behavior18:23
sf-slack2<acomodi> This would require a re-generation of the design actually18:23
sf-slack2<acomodi> It's worth trying the mini_ddr test though (under soc/litex) as it is designed to run at 60 MHz and has a litex soc that already performs DDR calibration18:33
DegiI get a "no enum named 'PIOB.DIFFRESISTOR'" from ecppack when using a differential pair from balls "J19" (PR44A) and "K19" (PR44B) of the ECP5UM-5G 381 (the gateware is in nmigen)18:43
*** QDX45 has joined #symbiflow18:44
DegiI think it should be setting the diff resistor of the PIOA tbh18:44
*** mkru has joined #symbiflow18:54
daveshahDegi: yes, DIFFRESISTOR should definitely be on the PIOA only18:55
daveshahis the constraint definitely on the positive side?18:55
DegiOhh, I think its because I didnt set the IO type to a differential one18:56
DegiOf course, with LVCMOS33D it works18:58
DegiOh wow despite getting the same partially negative going trace, now it works. Thanks!19:00
daveshahHow negative does it go?19:01
daveshahBelow -0.5V ish for a significant percentage of the waveform does create a risk of long term damage iirc19:02
DegiIt goes -240 to +680 mV and is capacitively coupled19:03
Degi(That's min/max)19:03
DegiCould below -0.5 V cause latchup?19:03
daveshahLattice don't rate it below -0.5V19:05
sf-slack2<timo.callahan> Thanks @acomodi, I'll try that.19:05
daveshaha short transient is OK but I would avoid going much further below -0.5V if it is for a whole half cycle or something19:05
DegiNow with more drive amplitude it is -200 to 3280 mV, weird19:10
Degi(Oh lol, this PLL chip understands CMOS as common mode output on a differential pair? Weird.)19:13
*** mkru has quit IRC19:15
*** mkru has joined #symbiflow19:17
*** ayazar has quit IRC19:28
*** OmniMancer1 has quit IRC19:28
DegiHuh, the ECP5 has builtin 50 ohm output resistors?19:30
daveshahI don't think so19:32
daveshahIt has a configurable single ended termination but I think that is for inputs only not outputs19:32
*** Bertl is now known as Bertl_oO19:33
*** FFY00 has quit IRC19:34
miekthis reminds me, i'm a little confused by what i've been seeing from the LVCMOS33D outputs. i expected to see a common voltage of 1.65V (ie: 3.3/2), but i actually see ~1.2V. it's exactly what i want for meeting normal LVDS specs, but i'd like to understand why it ends up like that - i wonder whether anyone knows more?19:37
daveshahLVCMOS33D is nothing more than two LVCMOS33 outputs with an inverter on the B side19:41
daveshahDo you have a termination resistor on it? That might drag the voltage down19:42
mieki've got 100ohm between A and B19:42
*** kraiskil_ has quit IRC19:45
daveshahThats a 33mA load, that's quite a bit19:47
daveshahMax drive setting for ECP5 is 16mA, default is 8mA19:47
mieki've got it set to 419:47
daveshahYeah, no wonder you aren't seeing 1.65V Vcm19:48
*** mkru has quit IRC19:52
sf-slack2<timo.callahan> @acomodi mini_ddr seems to work on the 100T board!  I'll cut and paste some output:20:05
sf-slack2<timo.callahan> ```--========== Initialization ============-- Initializing SDRAM... SDRAM now under software control Read leveling: m0, b0: |00000000000000000000011111111111| delays: 26+-05 m0, b1: |00000000000000000000000000000000| delays: -```20:06
sf-slack2<timo.callahan> ```best: m0, b0 delays: 26+-05 m1, b0: |00000000000000000000011111111111| delays: 26+-05 .... best: m1, b0 delays: 26+-05 SDRAM now under hardware control Memtest OK Memspeed Writes: 131Mbps Reads: 212Mbps```20:06
*** az0re has quit IRC20:19
*** lopsided98 has quit IRC20:46
*** lopsided98 has joined #symbiflow20:48
*** az0re has joined #symbiflow20:59
sf-slack2<acomodi> @timo.callahan great! So this should also confirm that the the ddr_uart test should be upgraded to work at at least 60 MHz21:09
sf-slack2<kgugala> @timo.callahan Awesome!!21:34
*** az0re has quit IRC22:05
*** az0re has joined #symbiflow22:14
*** gsmecher has quit IRC23:56

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!