*** tpb has joined #symbiflow | 00:00 | |
*** bit0fun has joined #symbiflow | 00:00 | |
mithro | jake.mercer: I would suggest looking at the DSPs that Yosys now generates on something like VexRISCV and starting with those use cases... | 00:02 |
---|---|---|
*** freemint has quit IRC | 00:03 | |
*** freemint has joined #symbiflow | 00:03 | |
*** kraiskil has quit IRC | 00:07 | |
*** bit0fun has quit IRC | 00:24 | |
*** bit0fun has joined #symbiflow | 00:25 | |
*** Vonter has quit IRC | 00:32 | |
*** Vonter has joined #symbiflow | 00:33 | |
*** freeemint has joined #symbiflow | 01:20 | |
*** freemint has quit IRC | 01:23 | |
*** freeemint has quit IRC | 01:33 | |
*** Bertl_oO is now known as Bertl_zZ | 01:44 | |
*** bit0fun has quit IRC | 04:35 | |
*** OmniMancer has joined #symbiflow | 05:51 | |
*** nrossi has joined #symbiflow | 06:07 | |
sf-slack | <office_deskjet> I have a Digilent Nexy A7 board with a XC7A100T-1CSG324C. I know the part is not explicitly supported, but how hard would it be to use Symbiflow for this part? | 06:42 |
hackerfoo | office_deskjet: We're still working on support for the full 50T. We plan on support for a 200T at some point, but we will need to improve performance a lot before that's feasible. | 07:05 |
sf-slack | <office_deskjet> hackerfoo: Is there some overlap between parts that works? | 07:10 |
hackerfoo | It should be easy to support different parts in the same family, but the computing resources required does not scale linearly with the size of the part. | 07:13 |
sf-slack | <office_deskjet> I'm not too familiar with FPGA synthesis, but I would assume basic comb and seq logic will work on 100T if it works on 50T | 07:17 |
*** citypw has joined #symbiflow | 07:35 | |
*** futarisIRCcloud has quit IRC | 07:50 | |
hackerfoo | office_deskjet: To answer your original question, I believe it will require some significant work. If you want to help out, start looking at prjxray. | 07:59 |
*** kraiskil has joined #symbiflow | 08:29 | |
*** mankeli_ is now known as mangelis | 08:33 | |
*** citypw has quit IRC | 08:50 | |
*** Bertl_zZ is now known as Bertl | 09:21 | |
*** proteus-guy has quit IRC | 10:52 | |
*** freemint has joined #symbiflow | 13:06 | |
*** mdv29 has joined #symbiflow | 13:09 | |
mdv29 | I was wondering if implementing in NextPNR some way to set relative timing constraints would be feasible (or even exists somehow). By that I mean setting one path to have a longer/shorter path than another and letting the optimizer figure it out. I am working on a project with asynchronous logic and something like that would be veyr helpful, and if it is is feasible I would be willing to take it | 13:11 |
mdv29 | on as a project. | 13:11 |
*** citypw has joined #symbiflow | 13:27 | |
*** bit0fun has joined #symbiflow | 13:29 | |
*** Guest10 has joined #symbiflow | 13:39 | |
*** mdv29 has quit IRC | 14:03 | |
*** Guest10 has quit IRC | 14:15 | |
*** m_hackerfoo has quit IRC | 14:28 | |
*** hackerfoo has quit IRC | 14:28 | |
*** OmniMancer has quit IRC | 14:30 | |
*** hackerfoo has joined #symbiflow | 14:49 | |
*** m_hackerfoo has joined #symbiflow | 14:50 | |
*** proteus-guy has joined #symbiflow | 15:02 | |
*** kraiskil has quit IRC | 15:35 | |
*** Bertl is now known as Bertl_oO | 16:49 | |
*** citypw has quit IRC | 16:53 | |
-_whitenotifier-e- [ideas] spth opened issue #38: Support Xilinx XC9500XL CPLD series - https://git.io/JePjs | 17:08 | |
-_whitenotifier-e- [symbiflow-arch-defs] acomodi opened issue #1182: PLL and BUFG need to be placed in the same clock row region - https://git.io/JePjA | 17:38 | |
-_whitenotifier-e- [symbiflow-arch-defs] acomodi opened issue #1183: Add capability to import tiles with capacity - https://git.io/JeXek | 17:44 | |
*** mdv29 has joined #symbiflow | 19:06 | |
*** freemint has quit IRC | 19:16 | |
*** freemint has joined #symbiflow | 19:36 | |
*** freemint has quit IRC | 19:55 | |
*** freemint has joined #symbiflow | 19:55 | |
*** freemint has quit IRC | 19:58 | |
*** freemint has joined #symbiflow | 19:59 | |
*** mdv29 has quit IRC | 20:07 | |
*** freemint has quit IRC | 20:09 | |
*** kraiskil has joined #symbiflow | 20:23 | |
*** nrossi has quit IRC | 21:07 | |
hackerfoo | I built a new branch based on master+wip and merged my changes in, and that seems to have fixed the routing failures. Murax takes ~700 seconds to route on the full 50T. I'm running picosoc now. | 21:25 |
hackerfoo | It's hard to tell what changed. The diff outside what I've worked on is large, and VPR still spews errors ("no fanin", "impossible to route" from ABC), so I'm not sure what the problem was, other than I probably rejected a critical wip branch because it wouldn't merge cleanly. | 21:28 |
hackerfoo | Here's what I have so far on picosoc: https://gist.github.com/HackerFoo/d59bde3871452b8bfb44cf2a5401c447 | 22:01 |
tpb | Title: routing-picosoc.txt ยท GitHub (at gist.github.com) | 22:01 |
*** freemint has joined #symbiflow | 22:30 | |
hackerfoo | Finished in 2541 seconds. | 22:44 |
*** freemint has quit IRC | 22:46 | |
*** acomodi has quit IRC | 22:49 | |
hackerfoo | Retrying with the latest master+wip | 22:52 |
*** futarisIRCcloud has joined #symbiflow | 23:31 | |
*** freemint has joined #symbiflow | 23:32 | |
*** kraiskil has quit IRC | 23:36 | |
*** Bertl_oO is now known as Bertl_zZ | 23:43 |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!