| *** tpb has joined #litex | 00:00 | |
| *** sb10q__ has joined #litex | 00:10 | |
| *** Degi_ has joined #litex | 01:13 | |
| *** Degi has quit IRC | 01:15 | |
| *** Degi_ is now known as Degi | 01:15 | |
| *** Emantor has quit IRC | 01:20 | |
| *** Emantor has joined #litex | 01:20 | |
| *** hansfbaier has joined #litex | 02:03 | |
| *** cr1901_modern has quit IRC | 02:33 | |
| *** cr1901_modern has joined #litex | 02:34 | |
| *** hansfbaier has quit IRC | 03:00 | |
| *** m4ssi has joined #litex | 06:02 | |
| *** kgugala has joined #litex | 06:24 | |
| *** kgugala_ has quit IRC | 06:27 | |
| *** kgugala has quit IRC | 06:27 | |
| *** kgugala has joined #litex | 06:27 | |
| *** Bertl is now known as Bertl_zZ | 07:18 | |
| _florent_ | geertu: nice! Thanks for sharing, if you identify limitations while playing with featherwing extensions we could try to improve this. | 07:24 |
|---|---|---|
| *** pftbest has quit IRC | 07:33 | |
| *** pftbest has joined #litex | 07:53 | |
| geertu | _florent_: sure, will do | 08:43 |
| *** sb10q__ has quit IRC | 08:44 | |
| zyp | _florent_, possibly related: I'd like a way to do something like add_extension() that adds connectors | 09:47 |
| zyp | consider e.g. the butterstick with syzygy connectors, and then you plug a syzygy to pmod adapter board into one | 09:48 |
| geertu | zyp: That's a bit different, as unlike Featherwings, there is no standard w.r.t. signals on syzygy connectors (or is there?) | 09:54 |
| zyp | there's some, but those are more fpga-oriented like clock capability and differential pair polarity/capability | 09:59 |
| zyp | but I was thinking more in the sense of boards attached to boards so you get several levels of pinout mappings | 10:00 |
| *** proteusguy has quit IRC | 10:31 | |
| *** proteusguy has joined #litex | 10:45 | |
| Melkhior | @somlo Trying to stress-test the sdcard in buildroot (to see if I can reproduce the issue I have with Yocto), so far it's doing good; I've created a buildroot with more packages and cross-compiled binutils/gcc in it, then rebuilt a small numerical code in it and ran it with no issue. | 13:19 |
| Melkhior | Now I'm pushing the sdcard a bit more: added a 128 MiB swapfile, and started the numerical code with a test case requiring ~330 MiB (the board has 256 MiB) under 'screen'. | 13:19 |
| Melkhior | So far it hasn't crashed, step 1 is correct (roughly 40x slower than from memory), and I can disconnect from screen, run 'top' for a while, and reconnect screen ; it's very, very slow - but it doesn't crash:-) | 13:19 |
| Melkhior | The only other device I use is the serial port for my console, no idea why Yocto is completely unreliable with the exact same kernel/dtb | 13:19 |
| Melkhior | Maybe I should try disabling the [currently not working in Linux] Ethernet in the gateware - Yocto probably try to use it when buildroot just ignore it... | 13:19 |
| *** pftbest has quit IRC | 14:31 | |
| *** pftbest has joined #litex | 14:32 | |
| *** pftbest has quit IRC | 14:41 | |
| *** pftbest has joined #litex | 14:41 | |
| *** pftbest has joined #litex | 15:18 | |
| *** Bertl_zZ is now known as Bertl | 15:34 | |
| *** pftbest has quit IRC | 15:46 | |
| *** pftbest has joined #litex | 15:47 | |
| *** dormito has joined #litex | 16:28 | |
| dormito | For a Litex project: If I have two module wrappers, is there any guides/turials that cover basic things like routing an output from one module ot the input of another? | 16:29 |
| *** cr1901_modern has quit IRC | 16:35 | |
| *** cr1901_modern has joined #litex | 16:35 | |
| *** futarisIRCcloud has joined #litex | 18:20 | |
| *** Bertl is now known as Bertl_oO | 18:24 | |
| *** m4ssi has quit IRC | 19:43 | |
| somlo | Melkhior: interesting point -- I tried building the bitstream without ethernet support. I get the same hard lock-up when I try using multi-block sdcard write commands from linux | 19:58 |
| somlo | at least the problem's symptoms don't change with what should be unrelated gateware being present or not... | 19:58 |
| *** lungaro has joined #litex | 23:25 | |
| *** lungaro has quit IRC | 23:35 | |
| *** thorns has joined #litex | 23:40 | |
| *** lf has quit IRC | 23:40 | |
| *** lf has joined #litex | 23:40 | |
| thorns | hi folks - trying to extend a target for the first time, and I have a total noob question - I can't figure out how radiona_ulx3s.py (the target) is connected to radiona_ulx3s.py (the platform)? | 23:41 |
| thorns | I see I import ulx3s from litex_boards.platforms but in the ulx3s.py platform I see no mention of that namespace or whatever it is... | 23:41 |
| thorns | I see that I create ulx3s.Platform, which makes sense, but again I don't know where that namespace comes from | 23:43 |
| thorns | nm I see there's some magic in litex_boards/__init__.py I think this is the connector | 23:45 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!