| *** tpb has joined #litex | 00:00 | |
| nickoe | Is it possible to simulation teh whole SoC? | 00:13 |
|---|---|---|
| *** Ragnite has joined #litex | 00:14 | |
| *** lf_ has quit IRC | 00:29 | |
| *** lf has joined #litex | 00:29 | |
| *** futarisIRCcloud has joined #litex | 01:48 | |
| *** tannewt has quit IRC | 03:26 | |
| *** esden has quit IRC | 03:26 | |
| *** mikeK_de10nano has quit IRC | 03:27 | |
| *** ric96 has quit IRC | 03:27 | |
| *** daveshah has quit IRC | 03:27 | |
| *** futarisIRCcloud has quit IRC | 03:27 | |
| *** tannewt has joined #litex | 03:28 | |
| *** daveshah has joined #litex | 03:28 | |
| *** futarisIRCcloud has joined #litex | 03:29 | |
| *** esden has joined #litex | 03:29 | |
| *** ric96 has joined #litex | 03:29 | |
| *** Degi_ has joined #litex | 03:55 | |
| *** Degi has quit IRC | 03:56 | |
| *** Degi_ is now known as Degi | 03:56 | |
| *** futarisIRCcloud has quit IRC | 03:57 | |
| *** Bertl_oO is now known as Bertl_zZ | 04:19 | |
| *** fdsfds09f8ds has joined #litex | 04:32 | |
| *** yfl has joined #litex | 04:33 | |
| yfl | hi! | 04:34 |
| sorear | o/ | 04:34 |
| yfl | I'm a bit stuck with attaching a 16 bit memory to wishbone.SRAM() anyone has tried that? | 04:35 |
| yfl | mem = Memory(32, depth); sram = wishbone.SRAM(mem); # works | 04:36 |
| yfl | mem = Memory(16, depth); sram = wishbone.SRAM(mem); # doesn't work | 04:36 |
| yfl | ... or is that maybe a stupid thing to do? | 04:41 |
| *** _whitelogger has quit IRC | 05:24 | |
| *** _whitelogger has joined #litex | 05:26 | |
| *** kgugala_ has joined #litex | 05:49 | |
| *** kgugala has quit IRC | 05:51 | |
| *** yfl has quit IRC | 06:50 | |
| *** kgugala has joined #litex | 07:19 | |
| *** kgugala_ has quit IRC | 07:22 | |
| *** lkcl has quit IRC | 07:30 | |
| *** lkcl has joined #litex | 07:43 | |
| *** daveshah has quit IRC | 07:45 | |
| *** daveshah has joined #litex | 07:45 | |
| *** pdp7 has joined #litex | 07:53 | |
| _florent_ | nickoe: Hi, LiteX has been initially developed to create custom FPGA systems for clients. It's still used mostly for that and also maintained/improved by funds providing from this work so the cores components are still at https://github.com/enjoy-digital but https://github.com/litex-hub has been created to ease collaborative projects. | 08:03 |
| _florent_ | for the bscan_spi, it's just that the bscan_spi bitstream is creating a bridge between BSCAN (JTAG) and SPI to allow programming the SPI Flash over JTAG. | 08:04 |
| _florent_ | nickoe: for the mars_ax3 port, the constraint does not seem correct here: https://github.com/litex-hub/litex-boards/compare/master...nickoe:mars_ax3#diff-b7169b52e0788b6269990fe1432222bb2de2876cf0b39a34ab82514b7e3e60b0R140 | 08:11 |
| _florent_ | not sure clk10 exists, you should use clk50 that is use as the input of the PLL | 08:12 |
| _florent_ | I would also recommend increasing sys_clk_freq, on Artix7 the default configuration on Arty has no trouble reaching 100MHz. | 08:14 |
| *** cr1901_modern has quit IRC | 08:15 | |
| *** cr1901_modern has joined #litex | 08:16 | |
| _florent_ | somlo: I've been able to reproduce https://github.com/enjoy-digital/litex/issues/802 on Nexys4DDR, but haven't been able to have a closer look at it yet, I'll do it soon. | 08:17 |
| _florent_ | somlo: otherwise for the SDCard issue under Linux, we could create an issue for that (eventually in linux-on-litex-rocket if easier for you), with steps to reproduce and eventual Litescope debug code, this can allow us to converge faster. | 08:19 |
| *** futarisIRCcloud has joined #litex | 10:47 | |
| *** Bertl_zZ is now known as Bertl | 10:57 | |
| *** carlomaragno has quit IRC | 11:10 | |
| *** carlomaragno has joined #litex | 11:10 | |
| *** rohitksingh has quit IRC | 11:11 | |
| *** davidlattimore has quit IRC | 11:11 | |
| *** rohitksingh has joined #litex | 11:11 | |
| *** davidlattimore has joined #litex | 11:11 | |
| *** tannewt has quit IRC | 11:11 | |
| *** tannewt has joined #litex | 11:11 | |
| *** indy has quit IRC | 11:11 | |
| *** indy has joined #litex | 11:19 | |
| *** tannewt has quit IRC | 12:08 | |
| *** futarisIRCcloud has quit IRC | 12:08 | |
| *** pdp7 has quit IRC | 12:08 | |
| *** davidlattimore has quit IRC | 12:08 | |
| *** daveshah has quit IRC | 12:09 | |
| *** carlomaragno has quit IRC | 12:09 | |
| *** tannewt has joined #litex | 12:09 | |
| *** daveshah has joined #litex | 12:10 | |
| *** carlomaragno has joined #litex | 12:10 | |
| *** futarisIRCcloud has joined #litex | 12:10 | |
| *** rohitksingh has quit IRC | 12:11 | |
| *** davidlattimore has joined #litex | 12:11 | |
| *** pdp7 has joined #litex | 12:12 | |
| *** rohitksingh has joined #litex | 12:24 | |
| *** futarisIRCcloud has quit IRC | 12:56 | |
| *** pdp7 has quit IRC | 12:57 | |
| *** daveshah has quit IRC | 12:57 | |
| *** ric96 has quit IRC | 12:57 | |
| *** daveshah has joined #litex | 12:59 | |
| *** pdp7 has joined #litex | 13:03 | |
| *** ric96 has joined #litex | 13:03 | |
| *** mikeK_de10nano has joined #litex | 13:05 | |
| *** tpb has joined #litex | 13:42 | |
| somlo | _florent_: thanks. I'll run a few more experiments with sdcard, then write it all down in an issue, so we have something concrete to work from... | 13:56 |
| mikeK_de10nano | I would like to do a PR, But which repository do I submit it too? "Litex" proper? I don;t see it? | 14:55 |
| geertu | mikeK_de10nano: didn't "git push" (to github) suggest you to do a PR? Just follow the printed URL? | 14:58 |
| *** Melkhior has joined #litex | 14:59 | |
| mikeK_de10nano | yup.. working on it. working on PR, Sorry i am not a Software guy. OK I see the difference, Which Repo is which? I see both "Litex-hub" and the repo "enjoy-digital" So litex Proper is there.. I am a bit confused by the two repo's... looking at it 10000 feet.. Thanks. | 15:00 |
| mikeK_de10nano | I send the PR to enjoy-digital -> litex.. I think. | 15:01 |
| Melkhior | @somlo _florent_ On the sdcard, I might have a line of what is going wrong in my case with rocket in the BIOS: could it be the memory bandwidth is too low compared to the sdcard DMA engine ? | 15:04 |
| Melkhior | For unrelated reason I had to try a slower VexRiscv ('P' has *lot* of instructions, timing is a problem), and at 60 MHz I had the same failure mode in the BIOS as I have with a 60 MHz Rocket ... but that also means the memory is running @240 MHz instead of 320-400 MHz when VecRiscv is running at 80-00 MHz ... the sdram test shows a lowered memory | 15:04 |
| Melkhior | bandwidth, about 19 MB/s vs. 23+ MB/s for 80+ MHz using VexRiscV... | 15:04 |
| *** Melkhior has quit IRC | 15:48 | |
| *** mikeK_de10nano has quit IRC | 15:49 | |
| *** mikeK_de10nano has joined #litex | 15:50 | |
| *** Melkhior has joined #litex | 15:54 | |
| *** st-gourichon-fid has quit IRC | 17:32 | |
| *** st-gourichon-fid has joined #litex | 17:34 | |
| _florent_ | Melkhior: the DMA engine should handle backpressure when the memory bandwidth is too slow, but doing some explicit tests with an artificially reduced bandwidth could be useful to be sure all cases are covered | 17:42 |
| *** Bertl is now known as Bertl_oO | 18:50 | |
| *** Melkhior has quit IRC | 19:21 | |
| *** mikeK_de10nano has quit IRC | 19:21 | |
| *** mikeK_de10nano has joined #litex | 19:40 | |
| *** Degi_ has joined #litex | 20:18 | |
| *** Degi has quit IRC | 20:21 | |
| *** Degi_ is now known as Degi | 20:21 | |
| *** TMM has quit IRC | 20:41 | |
| *** TMM has joined #litex | 20:42 | |
| mikeK_de10nano | :q! | 21:16 |
| mikeK_de10nano | oops | 21:16 |
| somlo | vi user, nice :D | 21:26 |
| mikeK_de10nano | :) tanks.. | 21:32 |
| nickoe | _florent_: ok, thank you for the explanation. And about my board.. I am not sure how that clk10 got there, but I will try to adjust it for clk50 as a start. thank you for replying. | 21:36 |
| nickoe | I am not really sure what that do_finalize thing even does. | 21:37 |
| nickoe | Still same failure. I did use 5MHz on the litex-buildenv project as well .. where I did see the memtest pass. | 21:40 |
| *** mikeK_de10nano has quit IRC | 22:28 | |
| nickoe | _florent_: My board has a 50MHz clock as a base clock, but I guess I can double it somehow. | 22:42 |
| nickoe | _florent_: one difference is that I don't derive from the SoCSDRAM as https://github.com/nickoe/litex-buildenv/blob/mars_ax3/targets/mars_ax3/base.py#L34 | 22:52 |
| *** yfl has joined #litex | 22:59 | |
| nickoe | I have no idea how to debug this :/ | 23:00 |
| nickoe | hmm | 23:10 |
| nickoe | _florent_: Ok, it does seem to help to use the 100MHz sysclock for some reason. https://github.com/litex-hub/litex-boards/commit/edb8cb188c61d45596d34c6a9266889df65e01c4 | 23:16 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!