| *** tpb has joined #litex | 00:00 | |
| *** tcal has quit IRC | 00:21 | |
| *** FFY00 has quit IRC | 00:33 | |
| *** FFY00 has joined #litex | 00:34 | |
| *** CarlFK has joined #litex | 01:27 | |
| *** Degi has quit IRC | 02:08 | |
| *** Degi has joined #litex | 02:11 | |
| *** futarisIRCcloud has joined #litex | 02:36 | |
| futarisIRCcloud | dkozel: https://twitter.com/assortedhackery/status/1317849554629296129 | 02:37 |
|---|---|---|
| *** CarlFK has quit IRC | 02:56 | |
| *** CarlFK has joined #litex | 03:10 | |
| *** keesj has joined #litex | 06:17 | |
| *** Finde has quit IRC | 07:06 | |
| *** _franck_ has joined #litex | 11:11 | |
| *** Finde has joined #litex | 12:41 | |
| *** krickit has joined #litex | 12:59 | |
| krickit | hi everybody | 12:59 |
| daveshah | hi! | 12:59 |
| krickit | hi everybodhi daveshah | 12:59 |
| krickit | i have a problem with liteX | 13:00 |
| krickit | i used a folder gateware in my fpga tool | 13:00 |
| krickit | but when i try to syntetize there are a lot of errors | 13:01 |
| daveshah | What errors? | 13:01 |
| krickit | i think that there isn't a pico's module | 13:01 |
| daveshah | Yes, you will need to add that file too | 13:01 |
| daveshah | have a look at the tcl/ys/whatever file litex generates in the gateware folder for the path for that | 13:02 |
| krickit | ok, thanks i try | 13:02 |
| krickit | if i have problems can i ask you? | 13:02 |
| st-gourichon-fid | Hi everyone. Class DFUProg does not provide any hint when things go wrong: https://github.com/enjoy-digital/litex/blob/master/litex/build/dfu.py#L14 | 13:17 |
| st-gourichon-fid | Could be return code or exception. Dunno what is the stance here regarding pythonicity of code. Anyway I coded near-trivial changes to propagate return code from cp/dfu-suffix/dfu-util to caller, which allows caller scripts to at least exit with a non-zero return code when things went wrong. | 13:18 |
| st-gourichon-fid | TL;DR: Before change, failure goes unnoticed in build (including CI build etc), after change failure gets noticed. Can do quick PR. | 13:19 |
| krickit | Running DRC... | 14:10 |
| *** krickit has quit IRC | 14:58 | |
| *** Krickit has joined #litex | 15:02 | |
| Krickit | Running DRC... | 15:03 |
| Krickit | probably i didn't understand steps: | 15:16 |
| Krickit | i follow guide here https://github.com/enjoy-digital/litex | 15:17 |
| Krickit | i open targets folder and i run the python for my board | 15:18 |
| Krickit | now I have the gateware folder and i add picorv file inside | 15:18 |
| Krickit | I create a project in my fpga tool with all files and i run synthesis | 15:19 |
| Krickit | ? | 15:20 |
| keesj | what is the question? | 16:09 |
| keesj | st-gourichon-fid: nice | 20:12 |
| *** tcal has joined #litex | 23:23 | |
| *** lf_ has quit IRC | 23:43 | |
| *** lf has joined #litex | 23:43 | |
| *** Krickit has quit IRC | 23:51 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!