Sunday, 2020-10-18

*** tpb has joined #litex00:00
*** Degi has quit IRC02:10
*** Degi has joined #litex02:11
*** _franck_ has quit IRC03:26
*** lambda has joined #litex05:38
*** lambda has quit IRC05:55
*** lambda has joined #litex05:56
*** lambda has quit IRC06:06
*** lambda has joined #litex06:08
*** keesj has quit IRC09:59
*** KSmith has joined #litex10:29
*** KSmith_93 has joined #litex12:19
*** KSmith has quit IRC12:23
*** KSmith_93 has quit IRC12:25
*** acathla has quit IRC14:56
lkcl_florent_, daveshah: do you happen to know if the litex L2 cache granularity can be set to byte-level select lines?16:37
lkclStaf needs to do a fixed-arrangement for the ASIC SRAM blocks and he has time only for one16:38
lkclwe picked 64-bit wide, 1k total, 8x byte-level select lines16:38
*** acathla has joined #litex19:22
*** CarlFK has joined #litex19:27
*** CarlFK has quit IRC20:47
*** _whitelogger has quit IRC21:27
*** _whitelogger has joined #litex21:29
*** lf has quit IRC23:45
*** lf_ has joined #litex23:45

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!