| *** tpb has joined #litex | 00:00 | |
| *** Degi has quit IRC | 02:32 | |
| *** Degi has joined #litex | 02:32 | |
| *** lkcl has quit IRC | 08:07 | |
| *** lkcl has joined #litex | 08:19 | |
| *** KSmith has joined #litex | 09:36 | |
| *** KSmith has quit IRC | 09:38 | |
| *** _whitelogger has quit IRC | 10:39 | |
| *** _whitelogger has joined #litex | 10:41 | |
| *** KSmith has joined #litex | 12:13 | |
| *** sajattack[m] has quit IRC | 12:33 | |
| *** disasm[m] has quit IRC | 12:34 | |
| *** xobs1 has quit IRC | 12:34 | |
| *** DerFetzer[m] has quit IRC | 12:34 | |
| *** nrossi1 has quit IRC | 12:34 | |
| *** leons has quit IRC | 12:34 | |
| *** abeljj[m] has quit IRC | 12:34 | |
| *** CarlFK[m]1 has quit IRC | 12:34 | |
| *** david-sawatzke[m has quit IRC | 12:34 | |
| *** leons has joined #litex | 12:42 | |
| *** leons has quit IRC | 13:03 | |
| *** lf has quit IRC | 13:04 | |
| *** keesj has quit IRC | 13:04 | |
| *** lf has joined #litex | 13:04 | |
| *** leons has joined #litex | 13:06 | |
| *** david-sawatzke[m has joined #litex | 13:07 | |
| *** xobs has joined #litex | 13:07 | |
| *** CarlFK[m] has joined #litex | 13:07 | |
| *** disasm[m] has joined #litex | 13:07 | |
| *** DerFetzer[m] has joined #litex | 13:07 | |
| *** sajattack[m] has joined #litex | 13:07 | |
| *** mibus[m] has joined #litex | 13:07 | |
| *** abeljj[m] has joined #litex | 13:09 | |
| *** nrossi has joined #litex | 13:09 | |
| *** keesj has joined #litex | 13:09 | |
| *** nrossi has quit IRC | 13:09 | |
| *** nrossi has joined #litex | 13:09 | |
| *** abeljj[m] has quit IRC | 13:09 | |
| *** abeljj[m] has joined #litex | 13:09 | |
| *** KSmith has quit IRC | 13:28 | |
| acathla | Why do we have 8 bits CSR on a 32 bits VexRiscv ? #define CONFIG_CSR_DATA_WIDTH 8 | 13:31 |
|---|---|---|
| *** lkcl has quit IRC | 14:08 | |
| *** lkcl has joined #litex | 14:20 | |
| _florent_ | acathla: it's still the default, but this could be changed now that the different cores have been validated with it. | 14:31 |
| _florent_ | i'm going to change it | 14:32 |
| acathla | Ok, nice. | 14:34 |
| _florent_ | done :): https://github.com/enjoy-digital/litex/commit/898743c344d53568b98e4e4c225067659711303c | 14:38 |
| tpb | Title: soc: change default CSR bus data-width to 32. · enjoy-digital/litex@898743c · GitHub (at github.com) | 14:38 |
| acathla | Perfect! Merci =) | 14:46 |
| acathla | oh, you pushed the changes to the fomu target. Do you know why SPI works in 1x while it should be in 4x like in foboot? | 14:52 |
| acathla | may be xobs knows why... | 14:53 |
| xobs | No idea. Maybe something got changed upstream with Hacker vs PVT revisions? | 14:54 |
| acathla | _florent_ based it on icebreaker, may be icebreaker just has 1x SPI that's all | 14:59 |
| acathla | Hum, no, SpiFlash(platform.request("spiflash4x"), dummy=6, endianness="little") | 15:00 |
| _florent_ | acathla: i've not yet been able to get it working in 4x mode (but i haven't spent a lot of time on this), but i'm planning to look a this for both iCEBreaker and Fomu | 15:00 |
| _florent_ | acathla: it's possible i was just using a wrong dummy cycle | 15:01 |
| acathla | I don't know how to choose the right dummy cycle... I tried one config but failed too. | 15:08 |
| _florent_ | On Fomu/PVT it should be 6, but i suspect there is something else | 15:21 |
| scientes | If you have Fomu building I would love to hear how | 15:35 |
| acathla | scientes, new version, you just need to get and modify a bit a file of valentyusb | 15:41 |
| acathla | Is it normal I cannot read back a CSRStorage ? | 16:02 |
| acathla | may be it's CSRAccess.ReadOnly by default... | 16:05 |
| acathla | CSRField("tx_power", offset= 8, size=2, reset=1, access=CSRAccess.WriteOnly, description="Transmition power, 0 is off, 3 is the maximum"), | 16:17 |
| acathla | It says : assert access is None or (access in CSRAccess.values()) | 16:17 |
| acathla | how do I fill the access= field?! | 16:17 |
| acathla | _florent_, did you try this? | 16:25 |
| *** somlo has quit IRC | 19:13 | |
| *** somlo has joined #litex | 20:01 | |
| *** vup has quit IRC | 20:32 | |
| *** vup has joined #litex | 20:34 | |
| *** mntmn has quit IRC | 21:07 | |
| *** TMM has quit IRC | 22:05 | |
| *** palmer has quit IRC | 22:06 | |
| *** TMM has joined #litex | 22:07 | |
| *** palmer has joined #litex | 22:08 | |
| *** lf has quit IRC | 23:09 | |
| *** lf has joined #litex | 23:09 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!